

High-Current Complementary Silicon Power Transistors

 \ldots designed for use in high–power amplifier and switching circuit applications.

• High Current Capability – I_C Continuous = 50 Amperes.

• DC Current Gain -

 $h_{FE} = 15-60$ @ $I_C = 25$ Adc

• Low Collector-Emitter Saturation Voltage -

 $V_{CE(sat)} = 1.0 \text{ Vdc (Max)} @ I_C = 25 \text{ Adc}$

MAXIMUM RATINGS (1)

Rating	Symbol	2N5684 2N5686	Unit
Collector–Emitter Voltage	V _{CEO}	80	Vdc
Collector-Base Voltage	V _{CB}	80	Vdc
Emitter-Base Voltage	V _{EB}	5.0	Vdc
Collector Current – Continuous	I _C	50	Adc
Base Current	I _B	15	Adc
Total Device Dissipation @ T _C = 25°C Derate above 25°C	P _D	300 1.715	Watts W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200	°C

THERMAL CHARACTERISTICS (1)


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θJC	0.584	°C/W

(1) Indicates JEDEC Registered Data.



50 AMPERE
COMPLEMENTARY
SILICON
POWER TRANSISTORS
60-80 VOLTS
300 WATTS





Safe Area Curves are indicated by Figure 5. All limits are applicable and must be observed.


*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
DFF CHARACTERISTICS	<u>.</u>		•	
Collector–Emitter Sustaining Voltage (Note 2) (I _C = 0.2 Adc, I _B = 0)	V _{CEO(sus)}	80	_	Vdc
Collector Cutoff Current $(V_{CE} = 40 \text{ Vdc}, I_B = 0)$	I _{CEO}	_	1.0	mAdo
Collector Cutoff Current $(V_{CE} = 80 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc})$ $(V_{CE} = 80 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}, T_{C} = 150^{\circ}\text{C})$	I _{CEX}	_ _	2.0 10	mAdc
Collector Cutoff Current (V _{CB} = 80 Vdc, I _E = 0)	I _{CBO}	_	2.0	mAdc
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EBO}	_	5.0	mAdo
ON CHARACTERISTICS				
DC Current Gain (Note 2) (I _C = 25 Adc, V _{CE} = 2.0 Vdc) (I _C = 50 Adc, V _{CE} = 5.0 Vdc)	h _{FE}	15 5.0	60 -	-
Collector–Emitter Saturation Voltage (Note 2) ($I_C = 25 \text{ Adc}, I_B = 2.5 \text{ Adc}$) ($I_C = 50 \text{ Adc}, I_B = 10 \text{ Adc}$)	V _{CE(sat)}	_ _	1.0 5.0	Vdc
Base–Emitter Saturation Voltage (Note 1) (I _C = 25 Adc, I _B = 2.5 Adc)	V _{BE(sat)}	-	2.0	Vdc
Base–Emitter On Voltage (Note 1) (I _C = 25 Adc, V _{CE} = 2.0 Vdc)	V _{BE(on)}	-	2.0	Vdc
DYNAMIC CHARACTERISTICS				
Current–Gain – Bandwidth Product (I _C = 5.0 Adc, V _{CE} = 10 Vdc, f = 1.0 MHz	z) f _T	2.0	_	MHz
Output Capacitance 2N56 (V _{CB} = 10 Vdc, I _F = 0, f = 0.1 MHz) 2N56	- 00	_	2000 1200	pF

^{*}Indicates JEDEC Registered Data.


Note 2: Pulse Test: Pulse Width $\leq 300 \,\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Small–Signal Current Gain (I_C = 10 Adc, V_{CE} = 5.0 Vdc, f = 1.0 kHz)



FOR CURVES OF FIGURES 3 & 6, R_B & R_L ARE VARIED. INPUT LEVELS ARE APPROXIMATELY AS SHOWN. FOR NPN CIRCUITS, REVERSE ALL POLARITIES.

Figure 2. Switching Time Test Circuit



15

h_{fe}

Figure 3. Turn-On Time




Figure 4. Thermal Response




Figure 5. Active-Region Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^{\circ}C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \le 200^{\circ}C$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




Figure 6. Turn-Off Time




Figure 7. Capacitance




Figure 8. DC Current Gain




Figure 9. Collector Saturation Region





Figure 10. "On" Voltages

PACKAGE DIMENSIONS

CASE 197A-05 TO-204AE **ISSUE J**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	1.530 REF		38.86 REF		
В	0.990	1.050	25.15	26.67	
С	0.250	0.335	6.35	8.51	
D	0.057	0.063	1.45	1.60	
Е	0.060	0.070	1.53	1.77	
G	0.430 BSC		10.92 BSC		
Н	0.215 BSC		5.46 BSC		
K	0.440	0.480	11.18	12.19	
L	0.665 BSC		16.89 BSC		
N	0.760	0.830	19.31	21.08	
Q	0.151	0.165	3.84	4.19	
U	1.187 BSC		30.15 BSC		
٧	0.131	0.188	3.33	4.77	

STYLE 1: PIN 1. BASE 2. EMITTER CASE: COLLECTOR





ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

rench Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll–Free from Mexico: Dial 01–800–288–2872 for Access –

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 1-303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.

2N5684/D