

REVISIONS																			
LTR	DESCRIPTION												DATE (YR-MO-DA)				APPROVED		
A	Update to reflect latest changes in format and requirements. Editorial changes throughout. --les												05-03-01				Raymond Monnin		
<p>THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED.</p>																			
REV																			
SHEET																			
REV																			
SHEET																			
REV STATUS					REV		A	A	A	A	A	A	A	A	A	A	A		
OF SHEETS					SHEET		1	2	3	4	5	6	7	8	9	10	11	12	
PMIC N/A					PREPARED BY					DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 http://www.dscclia.mil									
					Tim H. Noh														
STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/A					CHECKED BY					MICROCIRCUITS, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, TRANSCEIVERS/REGISTERS, MONOLITHIC SILICON									
					Raymond Monnin														
					APPROVED BY														
					Michael A. Frye					DRAWING APPROVAL DATE					SIZE A CAGE CODE 67268 5962-89558				
89-05-05					REVISION LEVEL														
					A					SHEET					1 OF 12				

1. SCOPE

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:

5962-89558	01	K	X
Drawing number	Device type (see 1.2.1)	Case outline (see 1.2.2)	Lead finish (see 1.2.3)

1.2.1 Device type. The device type identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54F652	Octal transceiver/register with three-state output

1.2.2 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
K	GDFP2-F24 or CDFP3-F24	24	flat
L	GDIP3-T24 or CDIP4-T24	24	dual-in-line
3	CQCC1-N28	28	leadless chip carrier

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings.

Supply voltage range	-0.5 V dc to +7.0 V dc
Input voltage range	-0.5 V dc to +7.0 V dc
Input current range	-30 mA to +5.0 mA
Voltage applied to any output in the disabled state	-0.5 V dc to +5.5 V dc
Voltage applied to any output in the high state	-0.5 V dc to V_{CC}
Current into any output in the low state	96 mA
Storage temperature range.....	-65°C to +150°C
Maximum power dissipation (P_D) ^{1/}	825 mW
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction-to-case (θ_{JC})	See MIL-STD-1835
Junction temperature (T_J)	+175°C

1.4 Recommended operating conditions.

Supply voltage (V_{CC})	+4.5 V dc minimum to +5.5 V dc maximum
Minimum high level input voltage (V_{IH})	2.0 V dc
Maximum low level input voltage (V_{IL})	0.8 V dc
Case operating temperature range (T_C)	-55°C to +125°C

^{1/} Maximum power dissipation is defined as $V_{CC} \times I_{CC}$, and must withstand the added P_D due to short-circuit test; e.g., I_{OS} .

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-89558
		REVISION LEVEL A	SHEET 2

1.4 Recommended operating conditions - Continued.

Maximum clock frequency (f_{\max}):

$V_{CC} = 5.0 \text{ V}$, $T_C = +25^\circ\text{C}$	90 MHz
$V_{CC} = 4.5 \text{ V}$, 5.5 V ; $T_C = +125^\circ\text{C}$, -55°C	75 MHz
Hold time A_n , B_n to CPAB, CPBA (t_h):	
$V_{CC} = 5.0 \text{ V}$, $T_C = +25^\circ\text{C}$	1.5 ns
$V_{CC} = 4.5 \text{ V}$, 5.5 V ; $T_C = +125^\circ\text{C}$, -55°C	2.5 ns
Set up time A_n , B_n to CPAB, CPBA (t_s)	5 ns
Pulse width, CPAB, CPBA (t_w)	5 ns

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <http://assist.daps.dla.mil/quicksearch/> or <http://assist.daps.dla.mil> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-89558
		REVISION LEVEL A	SHEET 3

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Test circuit and switching waveforms. The test circuit and switching waveforms shall be as specified on figure 3.

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 Certification/compliance mark. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.

3.9 Verification and review. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-89558
		REVISION LEVEL A	SHEET 4

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
High level output voltage	V _{OH}	V _{CC} = 4.5 V, I _{OH} = -12 mA, V _{IL} = 0.8 V, V _{IH} = 2.0 V	1, 2, 3	All	2.0		V
Low level output voltage	V _{OL}	V _{CC} = 4.5 V, I _{OL} = 48 mA, V _{IL} = 0.8 V, V _{IH} = 2.0 V	1, 2, 3	All		0.55	V
Input clamp voltage	V _{IC}	V _{CC} = 4.5 V, I _{IN} = -18 mA	1, 2, 3	All		-1.2	V
High level input current 1/	I _{IH1}	V _{CC} = 5.5 V, V _{IN} = 2.7 V (non-I/O pins)	1, 2, 3	All		20	μA
	I _{IH2}	V _{CC} = 5.5 V, V _{IN} = 7.0 V				100	
	I _{IH3}	V _{CC} = 5.5 V, V _{IN} = 5.5 V (I/O pins)				1.0	mA
Low level input current 1/	I _{IL}	V _{CC} = 5.5 V, V _{IN} = 0.5 V (non-I/O pins)	1, 2, 3	All		-600	μA
Short circuit output current	I _{OS}	V _{CC} = 5.5 V, V _{OUT} = 0.0 V 2/	1, 2, 3	All	-100	-225	mA
Off state output current	I _{OZH}	V _{CC} = 5.5 V, V _{IN} = 2.7 V	1, 2, 3	All		70	μA
	I _{OZL}	V _{IH} = 2.0 V, V _{IN} = 0.5 V				-650	
Supply current	I _{CCH}	V _{CC} = 5.5 V	1, 2, 3	All		135	mA
	I _{CCL}					150	
	I _{CCZ}					150	
Functional tests		See 4.3.1c 3/	7, 8	All			

See footnotes at end of table.

**STANDARD
MICROCIRCUIT DRAWING**
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990

SIZE
A

REVISION LEVEL
A

5962-89558

SHEET
5

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C unless otherwise specified		Group A subgroups	Device type	Limits		Unit
						Min	Max	
Propagation delay time, from An, Bn to Bn, An	t _{PLH1}	C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, See figure 3	V _{CC} = 5.0 V	9	All	1	7	ns
			V _{CC} = 4.5 V to 5.5 V	10, 11		1	8	
	t _{PHL1}		V _{CC} = 5.0 V	9	All	1	6.5	ns
			V _{CC} = 4.5 V to 5.5 V	10, 11		1	8	
Propagation delay time, from CPBA, CPAB to An, Bn	t _{PLH2}		V _{CC} = 5.0 V	9	All	2	7	ns
			V _{CC} = 4.5 V to 5.5 V	10, 11		2	8.5	
	t _{PHL2}		V _{CC} = 5.0 V	9	All	2	8	ns
			V _{CC} = 4.5 V to 5.5 V	10, 11		2	9.5	
Propagation delay time, from SBA, SAB to An, Bn	t _{PLH3}		V _{CC} = 5.0 V	9	All	2	8.5	ns
			V _{CC} = 4.5 V to 5.5 V	10, 11		2	11	
	t _{PHL3}		V _{CC} = 5.0 V	9	All	2	8	ns
			V _{CC} = 4.5 V to 5.5 V	10, 11		2	10	
Output enable time, from $\overline{\text{OEBA}}$ to An	t _{PZH1}		V _{CC} = 5.0 V	9	All	2	8.5	ns
			V _{CC} = 4.5 V to 5.5 V	10, 11		2	10	
	t _{PZL1}		V _{CC} = 5.0 V	9	All	2	8.5	ns
			V _{CC} = 4.5 V to 5.5 V	10, 11		2	10	
Output enable time, from OEBA to Bn	t _{PZH2}		V _{CC} = 5.0 V	9	All	2	8.5	ns
			V _{CC} = 4.5 V to 5.5 V	10, 11		2	10	
	t _{PZL2}		V _{CC} = 5.0 V	9	All	2	10	ns
			V _{CC} = 4.5 V to 5.5 V	10, 11		2	12	
Output disable time, from $\overline{\text{OEBA}}$ to An	t _{PHZ1}		V _{CC} = 5.0 V	9	All	1	7.5	ns
			V _{CC} = 4.5 V to 5.5 V	10, 11		1	9	
	t _{PLZ1}		V _{CC} = 5.0 V	9	All	1	7.5	ns
			V _{CC} = 4.5 V to 5.5 V	10, 11		1	9	
Output disable time, from OEBA to Bn	t _{PHZ2}		V _{CC} = 5.0 V	9	All	1	7.5	ns
			V _{CC} = 4.5 V to 5.5 V	10, 11		1	9	
	t _{PLZ2}		V _{CC} = 5.0 V	9	All	1	10	ns
			V _{CC} = 4.5 V to 5.5 V	10, 11		1	12	

1/ For I/O ports the parameters I_{IH} and I_{IL} include the off-state output current.

2/ Not more than one output will be shorted at one time and the duration of the test condition shall not exceed 1 second.

3/ Functional tests shall be conducted at input test conditions of $GND \leq V_{IL} \leq V_{OL}$ and $V_{OH} \leq V_{IH} \leq V_{CC}$.

**STANDARD
MICROCIRCUIT DRAWING**
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990

SIZE
A

REVISION LEVEL
A

5962-89558

SHEET
6

Device type	01	
Case outlines	K and L	3
Terminal number	Terminal symbol	Terminal symbol
1	CPAB	NC
2	SAB	CPAB
3	OEAB	SAB
4	A1	OEAB
5	A2	A1
6	A3	A2
7	A4	A3
8	A5	NC
9	A6	A4
10	A7	A5
11	A8	A6
12	GND	A7
13	B8	A8
14	B7	GND
15	B6	NC
16	B5	B8
17	B4	B7
18	B3	B6
19	B2	B5
20	B1	B4
21	OEBA	B3
22	SBA	NC
23	CPBA	B2
24	V _{CC}	B1
25	---	OEBA
26	---	SBA
27	---	CPBA
28	---	V _{CC}

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-89558
		REVISION LEVEL A	SHEET 7

Inputs						Inputs/outputs ^{1/}		Operating mode
OEBA	<u>OEBA</u>	CPAB	CPBA	SAB	SBA	A0 thru A7	B0 thru B7	
L	H	H/L	H/L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H/L	X	X	Input	Not specified	Store A, hold B
H	H	↑	↑	X	X	Input	Output	Store A in both registers
L	X	H/L	↑	X	X	Not specified	Input	Hold A, store B
L	L	↑	↑	X	X	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real time B data to A bus
L	L	X	H/L	X	H	Output	Input	Store B data to A bus
H	H	X	X	L	X	Input	Output	Real time A data to B bus
H	H	H/L	X	H	X	Input	Output	Stored A data to B bus
H	L	H/L	H/L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

H = High voltage level
 L = Low voltage level
 X = Irrelevant
 ↑ = Low to high clock transition
 H/L = High or low voltage level

^{1/} The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low to high transition on the clock inputs.

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-89558
		REVISION LEVEL A	SHEET 8




FIGURE 3. Test circuit and switching waveforms.


**STANDARD
MICROCIRCUIT DRAWING**
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990

SIZE
A


REVISION LEVEL
A

5962-89558

SHEET
9



PROPAGATION DELAY TIME



THREE-STATE OUTPUT HIGH AND LOW ENABLE AND DISABLE TIMES

NOTES:

1. C_L includes probe and jig capacitance.
2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
3. All input pulses have the following characteristics: PRR = 1 MHz, $t_r = t_f = 2.5$ ns, duty cycle = 50%.
4. When measuring propagation delay times of three-state outputs, switch S1 is open.
5. When measuring pulse widths $t_r = t_f \leq 1$ ns.
6. The outputs are measured one at a time with one input transition per measurement.

FIGURE 3. Test circuit and switching waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-89558
		REVISION LEVEL A	SHEET 10

4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}\text{C}$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	- - -
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

* PDA applies to subgroup 1.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroups 7 and 8 shall include verification of the truth table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-89558
		REVISION LEVEL A	SHEET 11

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}\text{C}$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 Record of users. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-89558
		REVISION LEVEL A	SHEET 12

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 05-03-01

Approved sources of supply for SMD 5962-89558 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at <http://www.dscclia.mil/Programs/Smcr/>.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8955801KA	<u>3</u> /	54F652FMQB
5962-8955801LA	27014	54F652SDMQB
5962-89558013A	27014	54F652LMQB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE
number

Vendor name
and address

27014

National Semiconductor
2900 Semiconductor Drive
P.O. Box 58090
Santa Clara, CA 95052-8090

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.