

REVISIONS

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Changes in accordance with NOR 5962-R04893.	92-12-09	M. A. Frye
B	Changes in accordance with NOR 5962-R07193.	93-01-22	M. A. Frye
C	Added one device type, made format changes, and editorial changes throughout.	94-01-27	M. A. Frye
D	Boilerplate update, part of 5 year review. ksr	07-02-21	Joseph Rodenbeck
E	Updated 1.2.1. Updated 4.2c. Updated boilerplate to current requirements. Added CAGE Code 0C7V7. lhl	12-07-27	Charles F. Saffle

THE ORIGINAL FIRST SHEET OF THIS DRAWING HAS BEEN REPLACED.


REV																				
SHEET																				
REV	E																			
SHEET	15																			
REV STATUS OF SHEETS		REV SHEET	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E
			1	2	3	4	5	6	7	8	9	10	11	12	13	14				

PMIC N/A	PREPARED BY Kenneth S. Rice	<p align="center"><b>DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 <a href="http://www.landandmaritime.dla.mil">http://www.landandmaritime.dla.mil</a></b></p>		
<p align="center"><b>STANDARD MICROCIRCUIT DRAWING</b></p> <p>THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE</p> <p align="center">AMSC N/A</p>	CHECKED BY Charles Reusing			
	APPROVED BY Michael A. Frye			
	DRAWING APPROVAL DATE 89-11-18			
	REVISION LEVEL E	SIZE A	CAGE CODE 67268	<b>5962-89840</b>
		SHEET 1 OF 15		

1. SCOPE

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 Device type(s). The device type(s) identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>	<u>Access time</u>
01	20V8-30	20-input, 8-output, EE CMOS, architecturally generic, programmable AND-OR array	30
02	20V8-20	20-input, 8-output, EE CMOS, architecturally generic, programmable AND-OR array	20
03	20V8-15	20-input, 8-output, EE CMOS, architecturally generic, programmable AND-OR array	15
04	20V8-10	20-input, 8-output, EE CMOS, architecturally generic, programmable AND-OR array	10

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
L	GDIP3-T24 or CDIP4-T24	24	Dual-in-line package
3	CQCC1-N28	28	Square chip carrier package

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings.

Supply voltage range .....	-0.5 V dc to +7.0 V dc
Input voltage range applied.....	-2.5 V dc to $V_{CC} + 1.0$ V dc <u>1/</u>
Off-state output voltage range applied .....	-2.5 V dc to $V_{CC} + 1.0$ V dc <u>1/</u>
Storage temperature range .....	-65°C to +150°C
Maximum power dissipation ( $P_D$ ) <u>2/</u> .....	1.5 W
Lead temperature (soldering, 10 seconds) .....	+260°C
Thermal resistance, junction-to-case ( $\theta_{JC}$ ) .....	See MIL-STD-1835
Junction temperature ( $T_J$ ) .....	+175°C
Data retention .....	10 years (minimum)
Endurance.....	100 erase/write cycles (minimum)

1/ Minimum input voltage is -0.5 V dc which may undershoot to -2.5 V dc for pulses less than 20 ns.

2/ Must withstand the added  $P_D$  due to short circuit test, e.g., IOS.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>	REVISION LEVEL E	<b>5962-89840</b>  SHEET <b>2</b>
--	------------------	---------------------	--

1.4 Recommended operating conditions.

Supply voltage range (V <sub>CC</sub> ) .....	4.5 V dc to 5.5 V dc
High level input voltage range (V <sub>IH</sub> ) .....	2.0 V dc to V <sub>CC</sub> + 1.0 V dc
Low level input voltage range (V <sub>IL</sub> ) .....	V <sub>SS</sub> -0.5 V dc to +0.8 V dc
High level output current (I <sub>OH</sub> ) .....	-2.0 mA maximum
Low level output current (I <sub>OL</sub> ) .....	12 mA maximum
Case operating temperature range (T <sub>C</sub> ) .....	-55°C to +125°C

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.  
 MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.  
 MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <https://assist.dla.mil/quicksearch/> or from the Standardization Document Order Desk, 700 Robins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table (unprogrammed devices). The truth tables for unprogrammed devices shall be as specified on figure 2.

3.2.4 Programmed devices. The requirements for supplying programmed devices are not a part of this drawing.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-89840</b>
		REVISION LEVEL <b>E</b>	SHEET <b>3</b>

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DLA Land and Maritime-VA shall be required for any change that affects this drawing.

3.9 Verification and review. DLA Land and Maritime-VA, DLA Land and Maritime-VA's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	<b>SIZE A</b>		<b>5962-89840</b>
		REVISION LEVEL E	SHEET <b>4</b>

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C V <sub>SS</sub> = 0 V, 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V unless otherwise specified	Device types	Group A subgroups	Limits		Unit
					Min	Max	
Input leakage current	I <sub>LX</sub>	0.0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	01-03, 04	1,2,3	-10 -100	+10 +10	μA
Bidirectional pin leakage current	I <sub>I/O/Q</sub>	0.0 V ≤ V <sub>I/O/Q</sub> ≤ V <sub>CC</sub>	01-03 04	1,2,3	-10 -100	+10 +10	μA
Output low voltage	V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 12 mA, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	All	1,2,3		0.5	V
Output high voltage	V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -2.0 mA, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	All	1,2,3	2.4		V
Input low voltage <u>1/</u>	V <sub>IL</sub>		All	1,2,3	V <sub>SS</sub> -0.5	0.8	V
Input high voltage <u>1/</u>	V <sub>IH</sub>		All	1,2,3	2.0	V <sub>CC</sub> +1.0	V
Operating power supply current	I <sub>CC</sub>	V <sub>IL</sub> = 0.5 V, V <sub>IH</sub> = 3.0 V, f <sub>tog</sub> = 25 MHz	All	1,2,3		130	mA
Output short circuit current <u>2/</u>	I <sub>OS</sub>	V <sub>CC</sub> = 5.0 V, V <sub>OUT</sub> = 0.5 V, T <sub>A</sub> = +25°C, see 4.3.1e	All	1	-30	-150	mA
Input capacitance	C <sub>IN</sub>	V <sub>CC</sub> = 5.0 V, V <sub>I</sub> = 2.0 V, f = 1.0 MHz, T <sub>A</sub> = +25°C, see 4.3.1c	All	4		8.0	pF
Bidirectional pin capacitance	C <sub>I/O/Q</sub>	V <sub>CC</sub> = 5.0 V, V <sub>I/O/Q</sub> = 2.0 V, f = 1.0 MHz, T <sub>A</sub> = +25°C, see 4.3.1c	All	4		10	pF
Functional tests		see 4.3.1d	7,8A,8B	All			

See footnotes at end of table.

**STANDARD  
MICROCIRCUIT DRAWING**  
DLA LAND AND MARITIME  
COLUMBUS, OHIO 43218-3990

SIZE  
**A**

REVISION LEVEL  
**E**

**5962-89840**  
SHEET  
**5**

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C V <sub>SS</sub> = 0 V, 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V unless otherwise specified	Device types	Group A subgroups	Limits		Unit
					Min	Max	
Input or feedback to nonregistered output	t <sub>PD</sub>	V <sub>CC</sub> = 4.5 V, see figures 3 and 4 <u>3/</u>	01	9,10,11	3.0	30	ns
			02		3.0	20	
			03		3.0	15	
			04		2.0	10	
Clock to output delay <u>4/</u>	t <sub>CO</sub>		01	9,10,11	2.0	20	ns
			02		2.0	15	
			03		2.0	12	
			04		1.0	7	
Input to output enable	t <sub>EA1</sub>		01	9,10,11		30	ns
			02			20	
			03			15	
			04			10	
Input to output register enable <u>4/</u>	t <sub>EA2</sub>		01	9,10,11		25	ns
			02			18	
			03			15	
			04			10	

See footnotes at end of table.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-89840</b>
		REVISION LEVEL <b>E</b>	SHEET <b>6</b>

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C V <sub>SS</sub> = 0 V, 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V unless otherwise specified	Device type	Group A sub- groups	Limits		Unit
					Min	Max	
Input to output disable <u>5/</u>	t <sub>ER1</sub>	V <sub>CC</sub> = 4.5 V, see figures 3 and 4 <u>3/</u>	01	9,10,11		30	ns
			02			20	
			03			15	
			04			10	
Input to output register disable <u>4/ 5/</u>	t <sub>ER2</sub>		01	9,10,11		25	ns
			02			18	
			03			15	
			04			10	
Clock frequency without feedback <u>4/</u>	f <sub>CLK1</sub>		01	9,10,11	0.0	33.3	MHz
			02		0.0	41.6	
			03		0.0	50.0	
			04		0.0	62.5	
Clock frequency with feedback <u>4/</u>	f <sub>CLK2</sub>		01	9,10,11	0.0	22.2	MHz
			02		0.0	33.3	
			03		0.0	41.6	
			04		0.0	58.8	

See footnotes at end of table.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-89840</b>
		REVISION LEVEL <b>E</b>	SHEET <b>7</b>

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C V <sub>SS</sub> = 0 V, 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V unless otherwise specified	Device type	Group A sub- groups	Limits		Unit
					Min	Max	
Input or feedback setup time, before rising clock <u>4/</u>	t <sub>S</sub>	V <sub>CC</sub> = 4.5 V, see figures 3 and 4 <u>3/</u>	01	9,10,11	25		ns
			02		15		
			03		12		
			04		10		
Input or feedback hold time after rising clock <u>4/</u>	t <sub>H</sub>		All	9,10,11	0		ns
Clock pulse width, high <u>4/</u>	t <sub>PWH</sub>		01	9,10,11	15		ns
			02		12		
			03		10		
			04		8		
Clock pulse width, low <u>4/</u>	t <sub>PWL</sub>		01	9,10,11	15		ns
			02		12		
			03		10		
			04		8		

- 1/ These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2/ Not more than one output at a time should be shorted. Short circuit test duration should not exceed 1 second (see 4.3.1e).
- 3/ AC tests are performed with input rise and fall times (10% to 90%) ≤ 5 ns, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V and the output load of figure 3. Input pulse levels are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 4/ Test applies only to registered outputs.
- 5/ Transition is measured at steady-state high level -500 mV or steady-state low level +500 mV on the output from the 1.5 V level on the input.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-89840</b>
		REVISION LEVEL <b>E</b>	SHEET <b>8</b>

Device types	All	
Case outlines	L	3
Terminal number	Terminal symbol	
1	I / CLK	NC
2	I	I / CLK
3	I	I
4	I	I
5	I	I
6	I	I
7	I	I
8	I	NC
9	I	I
10	I	I
11	I	I
12	GND	I
13	I / $\overline{OE}$	GND
14	I	NC
15	I/O / Q	I / $\overline{OE}$
16	I/O / Q	I
17	I/O / Q	I/O / Q
18	I/O / Q	I/O / Q
19	I/O / Q	I/O / Q
20	I/O / Q	I/O / Q
21	I/O / Q	I/O / Q
22	I/O / Q	NC
23	I	I/O / Q
24	V <sub>CC</sub>	I/O / Q
25	---	I/O / Q
26	---	I/O / Q
27	---	I
28	---	V <sub>CC</sub>

FIGURE 1. Terminal connections.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-89840</b>
		REVISION LEVEL <b>E</b>	SHEET <b>9</b>


Inputs													
I / CLK	I / $\overline{OE}$	I	I	I	I	I	I	I	I	I	I	I	I
X	X	X	X	X	X	X	X	X	X	X	X	X	X

Outputs							
I/O / Q							
H	H	H	H	H	H	H	H

X = Don't care state  
H = Logic high

FIGURE 2. Truth tables (unprogrammed).

<b>STANDARD  MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-89840</b>
		REVISION LEVEL <b>E</b>	SHEET <b>10</b>



Test	R <sub>1</sub>	C <sub>L</sub> (minimum)
t <sub>PD</sub> , t <sub>CO</sub> , f <sub>CLK1</sub> , f <sub>CLK2</sub>	390 Ω	50 pF
t <sub>EA1</sub> , t <sub>EA2</sub>	Active high = infinity Active low = 390 Ω	50 pF
t <sub>ER1</sub> , t <sub>ER2</sub>	Active high = infinity Active low = 390 Ω	5.0 pF

NOTE: C<sub>L</sub> = load capacitance and includes jig and probe capacitance.

FIGURE 3. Output load circuit.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-89840</b>
		REVISION LEVEL <b>E</b>	SHEET <b>11</b>




FIGURE 4. Switching waveforms.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-89840</b>
		REVISION LEVEL <b>E</b>	SHEET <b>12</b>

4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
  - (2)  $T_A = +125^\circ\text{C}$ , minimum.
  - (3) Devices shall be burned-in containing a pattern that assures all inputs and I/O's are dynamically switched. This pattern must have all cells programmed in a high or low state (not neutralized).
  - (4) The burn-in pattern shall be read before and after burn-in. The pattern shall be read after burn-in at margin voltage levels (see 4.2c(4)). Devices having any logic array bits not in the proper state (per margin voltage levels) shall constitute a device failure and shall be added as failures for PDA calculation.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- c. An endurance/retention test prior to burn-in (may be performed at wafer level), in accordance with method 1033 of MIL-STD-883, shall be included as part of the screening procedure with the following conditions:
  - (1) Cycling may be at equipment room ambient temperature and shall cycle all bit (100%) locations for a minimum of 100 cycles. After cycling, devices containing bits which fail to verify at margin voltage levels (see 4.2c(4)) shall be considered device failures.
  - (2) The retention pattern must have 50 percent of the logic array programmed.
  - (3) After cycling, perform a high temperature unbiased bake for a minimum 48 hours at  $+150^\circ\text{C}$ . The bake time may be accelerated by using higher temperature in accordance with the Arrhenius Relationship:

$$A_F = e^{-\frac{E_A}{K} \left[ \frac{1}{T_1} - \frac{1}{T_2} \right]}$$

$A_F$  = acceleration factor (unitless quantity) =  $t_1/t_2$ .  
 $T$  = temperature in Kelvin (i.e.,  $^\circ\text{C} + 273 = \text{K}$ )  
 $t_1$  = time (hours) at temperature  $T_1$   
 $t_2$  = time (hours) at temperature  $T_2$   
 $K$  = Boltzmanns constant =  $8.62 \times 10^{-5} \text{ eV}/^\circ\text{K}$  using an apparent activation energy ( $E_A$ ) of 0.6 eV.

The maximum bake temperature shall not exceed  $+200^\circ\text{C}$ .

- (4) Read the data retention pattern at margin voltage levels ( $V_{TL} \leq 1.0 \text{ V}$  and  $V_{TH} \geq 4.0 \text{ V}$ ) and test using subgroups 1 and 7 (at the manufacturer's option, high temperature equivalent subgroups 2 and 8A or low temperature equivalent subgroups 3 and 8B may be used in lieu of subgroups 1 and 7) after cycling and bake, prior to burn-in. Devices having any logic array bits not in the proper state after storage shall constitute device failure.
- (5) At the manufacturer's option, the testing specified in 4.2c(4) may be deleted if the devices are put into burn-in with no reprogramming allowed between the start of data retention bake and the end of burn-in. Exercising this option will result in data retention bake failures being caught and included in post-burn-in PDA calculations.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-89840</b>
		REVISION LEVEL <b>E</b>	SHEET <b>13</b>

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 ( $C_{IN}$  and  $C_{OUT}$  measurement) shall be measured only for the initial test and after process or design changes which may affect capacitance. Sample size is fifteen devices with no failures and all input and output terminals tested.
- d. Subgroups 7, 8A, and 8B shall consist of verifying functionality of the device. These tests form a part of the the vendors test tape and shall be maintained and available from the approved sources of supply.
- e.  $I_{OS}$  measurements in subgroup 1 shall be measured only for the initial test and after process or design changes which may affect  $I_{OS}$ . Sample size is 15 devices with no failures, and all output terminals tested.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - (2)  $T_A = +125^\circ\text{C}$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
  - (4) All devices shall be programmed with a pattern that assures all inputs and I/O's are dynamically switched.
- c. An extended data retention test shall be added, a new sample shall be selected and the sample size, frequency of testing, and LTPD shall be the same as that required for subgroup 1 of group C inspection. Extended data retention shall also consist of as follows:
  - (1) All devices shall have 100 percent of the logic array programmed with a charge on all cells, such that the cell will not be in a neutral state.
  - (2) Unbiased bake for 1,000 hours (minimum) at  $+150^\circ\text{C}$  (minimum). The unbiased bake time may be accelerated by using a higher temperature in accordance with the Arrhenius Relationship:

$$A_F = e^{-\frac{E_A}{K} \left[ \frac{1}{T_1} - \frac{1}{T_2} \right]}$$

$A_F$  = acceleration factor (unitless quantity) =  $t_1/t_2$ .  
 $T$  = temperature in Kelvin (i.e.,  $^\circ\text{C} + 273 = \text{K}$ )  
 $t_1$  = time (hours) at temperature  $T_1$   
 $t_2$  = time (hours) at temperature  $T_2$   
 $K$  = Boltzmanns constant =  $8.62 \times 10^{-5}$  eV/ $^\circ\text{K}$  using an apparent activation energy ( $E_A$ ) of 0.6 eV.

The maximum bake temperature shall not exceed  $+200^\circ\text{C}$ .

- (3) Read the pattern after bake and perform end-point electrical tests in accordance with table II herein for group C

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-89840</b>
		REVISION LEVEL <b>E</b>	SHEET <b>14</b>

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	---
Final electrical test parameters (method 5004)	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
Group A test requirements (method 5005)	1,2,3,4**,7,8A,8B, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	2, 3, 7, 8A, 8B

\* indicates PDA applies to subgroups 1 and 7.

\*\* see 4.3.1c.

4.4 Programming procedures. The programming procedures shall be as specified by the device manufacturer and shall be made available upon request.

4.5 Erasing procedures. The erasing procedures shall be as specified by the device manufacturer and shall be made available to the user on request.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 Record of users. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-0544.

6.4 Comments. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-89840</b>
		REVISION LEVEL <b>E</b>	SHEET <b>15</b>

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 12-07-27

Approved sources of supply for SMD 5962-89840 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <http://www.landandmaritime.dla.mil/Programs/Smcr/>.

Standard microcircuit drawing PIN <u>1/</u>	Vendor CAGE number	Vendor similar PIN <u>2/</u>
5962-89840013A	0C7V7 <u>3/</u> <u>3/</u>	20V8B-30LR/883 GAL20V8A-30LR/883C PALCE20V8H-25E4/B3A
5962-8984001LA	0C7V7 <u>3/</u> <u>3/</u> <u>3/</u>	20V8B-30LD/883 GAL20V8A-30LD/883C GAL20V8L30J/883 PALCE20V8H-25E4/BLA
5962-89840023A	0C7V7 <u>3/</u> <u>3/</u>	20V8B-20LR/883 GAL20V8B-20LR/883C PALCE20V8H-20E4/B3A
5962-8984002LA	0C7V7 <u>3/</u> <u>3/</u> <u>3/</u>	20V8B-20LD/883 GAL20V8B-20LD/883C GAL20V8L20J/883 PALCE20V8H-20E4/BLA
5962-89840033A	0C7V7 <u>3/</u> <u>3/</u>	20V8B-15LR/883 GAL20V8B-15LR/883C PALCE20V8H-15E4/B3A
5962-8984003LA	0C7V7 <u>3/</u> <u>3/</u> <u>3/</u>	20V8B-15LD/883 GAL20V8B-15LD/883C GAL20V8L15J/883 PALCE20V8H-15E4/BLA
5962-89840043A	<u>3/</u>	GAL20V8B-10LR/883C
5962-8984004LA	<u>3/</u>	GAL20V8B-10LD/883C

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the Vendor to determine its availability.
- 2/ Caution: Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source.

Vendor CAGE  
number

0C7V7

Vendor name  
and address

E2V Aerospace and Defense, Inc.  
dba QP Semiconductor, Inc.  
765 Sycamore Drive  
Milpitas, CA 95035

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.