

Energy Meter ICs

General Description

The 71M6543FT/71M6543HT/71M6543GT/71M6543GHT (71M654xT) are 4th-generation three-phase metering systems-on-chips (SoCs) with a 5MHz, 8051-compatible MPU core, low-power RTC with digital temperature compensation, flash memory, and LCD driver. Our Single Converter Technology® with a 22-bit delta-sigma ADC, seven analog inputs, digital temperature compensation, precision voltage reference, and a 32-bit computation engine (CE) support a wide range of metering applications with very few external components.

The 71M654xT devices support optional interfaces to the 71M6x03 series of isolated sensors offering BOM cost reduction, immunity to magnetic tam-per, enhanced reliability. Other features include an SPI interface, advanced power management, ultra-low-power operation in active and battery modes, 5KB shared RAM, and 64KB/128KB flash memory that can be programmed in the field with code and/or data during meter operation and the ability to drive up to six LCD segments per SEG driver pin. High processing and sampling rates combined with differential inputs offer a powerful platform for residential meters.

A complete array of code development tools, demonstration code, and reference designs enable rapid development and certification of meters that meet all ANSI and IEC electricity metering standards worldwide.

The 71M654xT family operates over the industrial temperature range and comes in a 100-pin lead(Pb)-free LQFP package.

Applications

Three-Phase Residential, Commercial, and Industrial **Energy Meters**

Ordering Information and Typical Operating Circuit appear at end of data sheet.

Single Converter Technology is a registered trademark of Silergy Corp.

MICROWIRE is a registered trademark of National Semiconductor Corp.

Benef ts and Features

SoC Integration and Unique Isolation Technique Reduces BOM Cost Without Sacrificing Performance

- 0.1% Typical Accuracy Over 2000:1 Current Range
- Exceeds IEC 62053/ANSI C12.20 Standards
- Four-Quadrant Metering
- 46-64Hz Line Frequency Range with the Same Calibration
- Phase Compensation (±10°)
- Independent 32-Bit Compute Engine
- 64KB Flash, 5KB RAM (71M6543FT/71M6543HT)
- 128KB Flash, 5KB RAM (71M6543GT/71M6543GHT)
- **Built-In Flash Security**
- SPI Interface with Flash Program Capability
- Up to Four Pulse Outputs with Pulse Count
- 8-Bit MPU (80515), Up to 5 MIPS Full-Speed MPU Clock in Brownout Mode
- LCD Driver Allows Up to 6 Commons/Up to 56 Pins
- Up to 51 Multifunction DIO Pins
- Hardware Watchdog Timer (WDT)
- Two UARTs for IR and AMR
- IR LED Driver with Modulation
- I²C/MICROWIRE® EEPROM Interface

Innovative Isolation Technology (Uses Companion 71M6xxx Sensor) Eliminates Current Transformers

- Four Current Sensor Inputs with Selectable Differential
- Selectable Gain of 1 or 8 for One Current Input to Support Neutral Current Shunt
- High-Speed Wh/VARh Pulse Outputs with Programmable Width

Digital Temperature Compensation Improves System Performance

- **Metrology Compensation**
- Accurate RTC for TOU Functions with Automatic Temperature Compensation for Crystal in All Power Modes

Power Management Extends Battery Life During Power Outages

- Three Battery-Backup Modes
 - Brownout Mode (BRN)
 - LCD Mode (LCD)
 - Sleep Mode (SLP)
- Wake-Up on Pin Events and Wake-On Timer
 - 1µA in Sleep Mode

71M6543FT/71M6543HT/ 71M6543GT/71M6543GHT

TABLE OF CONTENTS

General Description	1
Applications	1
Benefits and Features	1
Absolute Maximum Ratings	7
Electrical Characteristics	7
Recommended External Components	13
Pin Configuration	14
Pin Descriptions	15
Block Diagram	19
Hardware Description	20
Analog Front-End (AFE)	21
Signal Input Pins	21
Input Multiplexer	23
Delay Compensation	24
ADC Preamplifier	25
Analog-to-Digital Converter (ADC)	25
FIR Filter	25
Voltage References	25
Isolated Sensor Interface	25
Digital Computation Engine (CE)	26
Meter Equations	26
Real-Time Monitor	26
Pulse Generators	26
XPULSE and YPULSE	27
VPULSE and WPULSE	27
80515 MPU Core	
Memory Organization and Addressing	27
Program Memory	27
MPU External Data Memory (XRAM)	27
MOVX Addressing	27
Dual Data Pointer	28
Internal Data Memory Map and Access	28
Special Function Registers	29
Timers and Counters	29
Interrupts	
Interrupt Overview	
External MPU Interrupts	31
On-Chip Resources	

71M6543FT/71M6543HT/ 71M6543GT/71M6543GHT

	TABLE OF CONTENTS (continued)	
	Flash Memory	31
	MPU/CE RAM	32
	I/O RAM	32
	Crystal Oscillator	32
	PLL	32
	Real-Time Clock (RTC)	33
	RTC Trimming	33
	RTC Interrupts	33
	Temperature Sensor	33
	Battery Monitor	33
	Digital I/O and LCD Segment Drivers	34
	LCD Drivers	34
	Square Wave Output	36
	EEPROM Interface	36
	Two-Pin EEPROM Interface	36
	Three-Wire EEPROM Interface	36
	UART	36
	SPI Slave Port	36
	SPI Safe Mode	38
	SPI Flash Mode (SFM)	38
	Hardware Watchdog Timer	38
	Test Ports	38
Fun	nctional Description	40
	Theory of Operation	40
E	Battery Modes	40
	Brownout Mode	
	LCD Only Mode	41
	Sleep Mode	42
App	plications Information	46
(Connecting 5V Devices	46
[Direct Connection of Sensors	46
	Using the 71M6543FT/HT/GT/GHT with Local Sensors	46
ι	Using the 71M6543FT/HT/GT/GHT with Remote Sensors	
	Metrology Temperature Compensation	
	Connecting I ² C EEPROMs	
	Connecting Tree-Wire EEPROMs	
,		+ C

71M6543FT/71M6543HT/ 71M6543GT/71M6543GHT

TABLE OF CONTENTS (con	tinued)
UART0	
Optical Interface	
Reset	
MPU Firmware Library	
Meter Calibration	62
Firmware Interface	
Overview: Functional Order	
I/O RAM Map: Details	
Reading the Info Page	
CE Interface Description	
CE Program	
CE Data Format	
Constants	
Environment	
CE Calculations	
CE Input Data	
CE Status and Control	
Transfer Variables	
CE Flow Diagrams	
Pulse Generation	
CE Flow Diagrams	
Ordering Information	
Package Information	
Typical Operating Circuit	
Revision History	

71M6543FT/71M6543HT/ 71M6543GT/71M6543GHT

LIST OF FIGURES	
Figure 1. I/O Equivalent Circuits	18
Figure 2. 71M6543FT/HT/GT/GHT Operating with Local Sensors	21
Figure 3. 71M6543FT/HT/GT/GHT Operating with Remote Sensor for Neutral Current	22
Figure 4. Multiplexer Sequence with Neutral Channel and Remote Sensors	23
Figure 5. Multiplexer Sequence with Neutral Channel and Current Transformers	24
Figure 6. Typical LCD Waveforms	35
Figure 7. Optical Interface (UART1)	37
Figure 8. Waveforms Comparing Voltage, Current, Energy per Interval, and Accumulated Energy	41
Figure 9. Typical Voltage Sense Circuit Using Resistive Divider	42
Figure 10. Typical Current-Sense Circuit Using Current Transformer in a Single-Ended Configuration	42
Figure 11. Typical Current-Sense Circuit Using Current Transformer in a Differential Configuration	43
Figure 12. Typical Current-Sense Circuit Using Shunt in a Differential Configuration	43
Figure 13. 71M6543FT/HT/GT/GHT Typical Operating Circuit Using Locally Connected Sensors	44
Figure 14. 71M6543FT/HT/GT/GHT Typical Operating Circuit Using Remote Neutral Current Sensor	45
Figure 15. Typical I ² C Operating Circuit	47
Figure 16. Typical UART Operating Circuit	47
Figure 17. Typical Reset Circuits	47
Figure 18. Optical Interface Typical Operating Circuit	47
Figure 19. Typical Emulator Connections	47
Figure 20. CE Data Flow—Multiplexer and ADC	71
Figure 21. CE Data Flow—Offset, Gain, and Phase Compensation	72
Figure 22. CE Data Flow—Squaring and Summation	72

71M6543FT/71M6543HT/ 71M6543GT/71M6543GHT

LIST OF TABLES ble 1. ADC Input Configuration 25 ble 2. Inputs Selected in Multiplexer Cycles 26 ble 3. CKMPU Clock Frequencies 27 ble 4. Memory Map 28 ble 5. Internal Data Memory Map 28 ble 6. Special Function Register Map 29 ble 7. Timers/Counters Mode Description 29 ble 8. Generic 80515 SFRs: Location and Reset Values 30 ble 9. External MPU Interrupts 31 ble 10. Flash Banks 32 ble 11. Test Ports 39 ble 12. I/O RAM Locations in Numerical Order 48 ble 13. I/O RAM Locations in Alphabetical Order 53 ble 14. Register and Fuses for Temperature Sensing 63 ble 15. Power Equations 65 ble 16. CE Raw Data Access Locations 65 ble 17. CE Status Register 66 ble 18. CE Configuration Register 66			
Table 1. ADC Input Configuration	25		
Table 2. Inputs Selected in Multiplexer Cycles	26		
Table 3. CKMPU Clock Frequencies	27		
Table 4. Memory Map	28		
Table 5. Internal Data Memory Map	28		
Table 6. Special Function Register Map	29		
Table 7. Timers/Counters Mode Description	29		
Table 8. Generic 80515 SFRs: Location and Reset Values	30		
Table 9. External MPU Interrupts	31		
Table 10. Flash Banks	32		
Table 11. Test Ports	39		
Table 12. I/O RAM Locations in Numerical Order	48		
Table 13. I/O RAM Locations in Alphabetical Order	53		
Table 15. Power Equations	65		
Table 17. CE Status Register	66		
Table 18. CE Configuration Register	66		
Table 19. Sag Threshold and Gain Adjustment Registers			
Table 20. CE Transfer Registers	67		
Table 21. CE Pulse Generation Parameters	68		
Table 22. Other CE Parameters	69		
Table 23. CE Calibration Parameters	70		

71M6543FT/71M6543HT/ 71M6543GT/71M6543GHT

Absolute Maximum Ratings

(All voltages referenced to GNDA.)	SEG and SEGDIO Pins
Supplies and Ground Pins	Configured as SEG or COM Drivers1mA to +1mA, -0.5V to +6.0V
V _{V3P3SYS} , V _{V3P3A} 0.5V to +4.6V	Configured as Digital Inputs10mA to +10mA, -0.5V to +6.0V
V _{BAT} , V _{BAT} RTC0.5V to +4.6V	Configured as Digital Outputs10mA to +10mA, -0.5V to
GNDD0.1V to +0.1V	$(V_{V3P3D} + 0.5V)$
Analog Output Pins	Digital Pins
V_{REF} 10mA to +10mA, -0.5V to (V_{V3P3A} + 0.5V)	Inputs (PB, RESET, RX, ICE_E, TEST)10mA to +10mA,
V _{DD} 10mA to +10mA, -0.5V to +3.0V	-0.5V to +6.0V
V _{V3P3D} 10mA to +10mA, -0.5V to +4.6V	Outputs (TX)10mA to +10mA, -0.5V to $(V_{V3P3D} + 0.5V)$
V _{LCD} 10mA to +10mA, -0.5V to +6.0V	Temperature
Analog Input Pins	Operating Junction Temperature (peak, 100ms)+140°C
IADC0-7, VADC8-1010mA to +10mA, -0.5V to	Operating Junction Temperature (continuous)+125°C
$(V_{V3P3A} + 0.5V)$	Storage Temperature45°C to +140°C
XIN, XOUT10mA to +10mA, -0.5V to +3.0V	Lead Temperature (soldering, 10s)+300°C
	Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

(Limits are production tested at TA = +25°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	CONDITIONS	MIN	TYP MAX	UNITS
RECOMMENDED OPERATING	CONDITIONS			
$V_{V3P3SYS}$ and V_{V3P3A} Supply Voltage	Precision metering operation	3.0	3.6	V
V	PLL_FAST = 1	2.65	3.8	V
V_{BAT}	PLL_FAST = 0	2.40	3.8	V
V _{BAT_RTC}		2.0	3.8	V
Operating Temperature		-40	+85	°C
INPUT LOGIC LEVELS				
Digital High-Level Input Voltage (V _{IH})		2		V
Digital Low-Level Input Voltage (V _{IL})			0.8	V
Input Pullup Current, (I _{IL}) E_ RTXT, E_RST, E_TCLK		10	100	μA
Input Pullup Current, (I _{IL}) OPT_ RX, OPT_TX		10	100	μA
Input Pullup Current, (I _{IL}) SPI_ CSZ (SEGDIO36)		10	100	μA
Input Pullup Current, (I _{IL}) Other Digital Inputs		-1	+1	μA
Input Pulldown Current (I _{IH}), ICE_E, RESET, TEST		10	100	μA
Input Pulldown Current, (I _{IH}) Other Digital Inputs		-1	+1	μA

Silergy Corp www.silergy.com

Electrical Characteristics (continued)

(Limits are production tested at $T_A = +25$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
OUTPUT LOGIC LEVELS					
Digital High-Level Output	I _{LOAD} = 1mA	V _{V3P3D} - 0.4			V
Voltage (V _{OH})	I _{LOAD} = 15mA (Note 1)	V _{V3P3D} - 0.8			V
Digital Low-Level Output	$I_{LOAD} = 1mA$	0		0.4	V
Voltage (V _{OL})	I _{LOAD} = 15mA (Note 1)	0		0.8	V
BATTERY MONITOR Battery Voltage Equation: 3.	3 + (BSENSE - BNOM3P3) x 0.0252 + STEMP x 2.79E-5	v			
	V _{BAT} = 2.0V	-3.5		+3.5	
Measurement Error	V _{BAT} = 2.5V	-3.5		+3.5	%
weasurement Effor	V _{BAT} = 3.0V	-3.0		+3.0	70
	V _{BAT} = 3.8V	-3.0		+3.0	
Input Impedance		260			k
Passivation Current	$I_{BAT}(BCURR = 1) - I_{BAT}(BCURR = 0)$	50	100	165	μA
TEMPERATURE MONITOR		_			
Temperature Measurement Equation		- 0.00 [(STEMP	22.15 + STEMP x 0.085 - 0.0023 x STEMP x [(STEMP _{T85P} -STEMP _{T22P}) /(T _{85P} - T _{22P}) - 12.857]		
	T _A = +85°C	-3.2		+3.2	
Temperature Error	$T_A = 0$ °C to +70°C	-2.65		+2.65	°C
(Note 1)	T _A = -20°C	-3.4		+3.4	
	$T_A = -40$ °C	-3.8		+3.8	
V _{BAT_RTC} Charge per Measurement			2		μC
Duration of Temperature Measurement after TEMP_ START			22	40	ms
SUPPLY CURRENT					
	$V_{V3P3A} = V_{V3P3SYS} = 3.3V$; MPU_DIV = 3 (614kHz MPU clock); PLL_FAST = 1; PRE_E = 0		7.2	8.5	
V _{V3P3A} + V _{V3P3SYS} Supply Current (Note 1)	PLL_FAST = 0		2.9	3.8	mA
Current (Note 1)	PRE_E = 1		7.3	8.7	
	PLL_FAST = 0, PRE_E = 1		3.0	3.9	
Dynamic Current			0.4	0.6	mA/MHz

Electrical Characteristics (continued)

(Limits are production tested at $T_A = +25$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS	
	Mission mode		-300		+300	nA	
	Brownout mod	de		2.4	3.2	mA	
V Command	LCD mode (ex	kternal V _{LCD})		0.4	108	nA	
V _{BAT} Current	LCD mode (in	ternal V _{LCD} from DAC)		3.0	16	μA	
	LCD mode (V _I	_{BAT})		1.4	3.8	μA	
	Sleep mode		-300		+300	nA	
	Brownout mod	le		400	650	nA	
V Occurrent	LCD mode			1.8	4.1	μA	
V _{BAT_RTC} Current	Sleep mode, 7	「 _A 25°C		0.7	1.7	μA	
	Sleep mode, 7	T _A = 85°C (Note 1)		1.5	3.2	μA	
Flash Write Current	Maximum f as	h write rate		7.1	9.3	mA	
V _{V3P3D} SWITCH	•		•				
O. B. data and	V _{V3P3SYS} to V	V _{V3P3D} , I _{V3P3D} 1mA			11		
On-Resistance		_{3D} , I _{V3P3D} 1mA			11		
Гон			9			mA	
INTERNAL POWER FAULT CO	MPARATOR		•		'		
_	100mV overdr	ive, falling	20		200		
Response Time	100mV overdr	ive, rising			200	μs	
Falling Threshold, 3.0V Comparator			2.83	2.93	3.03	V	
Falling Threshold, 2.8V Comparator			2.71	2.81	2.91	V	
Difference between 3.0V and 2.8V comparators			47	136	220	mV	
Falling Threshold, 2.25V Comparator			2.14	2.33	2.51	V	
Falling Threshold, 2.0V Comparator			1.90	2.07	2.23	V	
Difference between 2.25V and 2.0V Comparators			0.15	0.25	0.365	V	
		3.0V comparator	13	45	81	mV	
l bratana sia	T	2.8V comparator	17	42	79		
Hysteresis	$T_A = +22$ °C	2.25V comparator	7	33	71		
		2.0V comparator	4	28	83		

Electrical Characteristics (continued)

(Limits are production tested at $T_A = +25$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
2.5V REGULATOR					
V _{V2P5} Output Voltage	$V_{V3P3} = 3.0V \text{ to } 3.8V, I_{LOAD} = 0\text{mA}$	2.55	2.65	2.75	V
V _{V2P5} Load Regulation	$V_{BAT} = 3.3V$, $V_{V3P3} = 0V$, $I_{LOAD} = 0$ mA to 1mA			40	mV
Dropout Voltage	$I_{LOAD} = 5mA$			440	mV
Dropout Voltage	I _{LOAD} = 0mA			200	IIIV
PSSR	I _{LOAD} = 0mA		5		mV/V
CRYSTAL OSCILLATOR					
Maximum Output Power to Crystal				1	μW
PLL					
	Power-up		3		
DI L Cattling Time	PLL_FAST transition, low to high		3		ms ms
PLL Settling Time	PLL_FAST transition, high to low		3		
	Mode transition, sleep to mission		3		
LCD					
	V _{LCD} = 3.3V, LCD frequency = 512Hz, all segments on		8.1		
	V _{LCD} = 3.3V, LCD frequency = 256Hz, all segments on		4.6		
V _{LCD} Current	V _{LCD} = 3.3V, all segments off			2.1	μΑ
AFCD Carrent	V _{LCD} = 5.0V, LCD frequency = 512Hz, all segments on		12.0		
	V _{LCD} = 5.0V, LCD frequency = 256Hz, all segments on		4.6		
	V _{LCD} = 5.0V, all segments off			3.0	
V _{REF}					
V _{REF} Output Voltage	$T_A = +22$ °C	1.193	1.195	1.197	V
V _{REF} Output Impedance	$I_{LOAD} = -10\mu A$ to $+10\mu A$			3.2	k
V _{REF} Power Supply Sensitivity	$V_{V3P3A} = 3.0V \text{ to } 3.6V$	-1.5		+1.5	mV/V
		1	V _{REF22} + (⁻ + (T-22) ² TC ₂		V
	71M6543FT/71M6543GT	TC ₁ =	151 - 2.77 x	TRIMT	μV/°C
V _{REF} Temperature Sensitivity (Note 1)	71M6543HT/71M6543GHT	TC ₁ = 33.264 + 0.08 x TRIMT + 1.587 x (TRIMBGB - TRIMBGD)		μV/°C	
		TC ₂ =	-0.528 - 0.0 TRIMT	0128 x	μV/°C²
	71M6543FT/71M6543GT (-40°C to +85°C)	-40		+40	
V _{REF} Error (Note 1)	71M6543HT/71M6543GHT (-40°C to -20°C)	-16		+16	ppm/°C
	71M6543HT/71M6543GHT (-20°C to +85°C)	-10		+10	7

Electrical Characteristics (continued)

(Limits are production tested at $T_A = +25$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
ADC						
Recommended Input Range (All Analog Inputs, Relative to V _{V3P3A})		-250		+250	mV Peak	
Recommended Input Range, IADC0-IADC1, Preamp Enabled		-31.25		+31.25	mV Peak	
Input Impedance	f _{IN} = 65Hz	40		100	k	
ADC Gain Error vs. Power Supply	V _{IN} = 200mV peak, 65Hz, V _{V3P3A} = 3.0V to 3.6V	-30		+70	ppm/%	
Input Offset Voltage	Differential or single-ended modes	-10		+10	mV	
THD	250mV peak, 65Hz, 64k points, Blackman-Harris window, FIR_LEN = 2, ADC_DIV = 1, PLL_FAST = 1, MUX_DIV = 2		-93		- dB	
טחו	20mV peak, 65Hz, 64k points, Blackman-Harris window, FIR_LEN = 2, ADC_DIV = 1, PLL_FAST = 1, MUX_DIV = 2		-90			
LSB Size	FIR_LEN = 2, ADC_DIV = 1, PLL_FAST = 1, MUX_ DIV = 2		151		nV	
Digital Full Scale	FIR_LEN = 2, ADC_DIV = 1, PLL_FAST = 1, MUX_ DIV = 2		±2,097,152		LSB	
PREAMPLIFIER						
Differential Gain		7.88	7.98	8.08	V/V	
Gain Variation vs. Temperature	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C (Note 1)}$	-30	-10	+15	ppm/°C	
Gain Variation vs. V3P3	V _{V3P3} = 2.97V to 3.63V (Note 1)	-100		+100	ppm/%	
Phase Shift	(Note 1)	+10		+22	m°	
Preamp Input Current		3	6	9	μΑ	
THD, Preamp + ADC	$V_{IN} = 30 \text{mV}$		-88		dB	
Trib, Freamp + Abo	V _{IN} = 15mV		-88		G D	
	$IADC0 = IADC1 = V_{V3P3} + 30mV$		-0.63			
	$IADC0 = IADC1 = V_{V3P3} + 15mV$		-0.57			
Preamp Input Offset Voltage	IADC0 = IADC1 = V _{V3P3}		-0.56		mV	
	IADC0 = IADC1 = V _{V3P3} - 15mV		-0.56			
	IADC0 = IADC1 = V _{V3P3} - 30mV		-0.55		<u> </u>	
Phase Shift Over Temperature	(Note 1)	-0.03		+0.03	m°/C	

Electrical Characteristics (continued)

(Limits are production tested at $T_A = +25$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
FLASH MEMORY					
Endurance		20,000			Cycles
Data Retention	T _A = +25°C	100			Years
Byte Writes Between Erase Operations				2	Cycles
Write Time, per byte	Per 2 bytes if using SPI			50	μs
Page Erase Time				22	ms
Mass Erase Time				22	ms
SPI		•			
Data-to-Clock Setup Time		10			ns
Data Hold Time From Clock		10			ns
Output Delay, Clock to Data				40	ns
CS-to-Clock Setup Time		10			ns
Hold Time, CS to Clock		15			ns
Clock High Period		40			ns
Clock Low Period		40			ns
Clock Frequency (as a multiple of CPU frequency)				2.0	MHz/MHz
Space between SPI Transactions		4.5			CPU Cycles
EEPROM INTERFACE					
I ² C SCL Frequency	MPU clock = 4.9MHz, using interrupts		310		kHz
1-C SCL Frequency	MPU clock = 4.9MHz, bit-banging DIO2-DIO3		100		KIIZ
2 Wire Write Clock Frequency	MPU clock = 4.9MHz, PLL_FAST = 0		160		kHz
3-Wire Write Clock Frequency	MPU clock = 4.9MHz, PLL_FAST = 1		490		KUZ
RESET		•			
Reset Pulse Width	(Note 1)	5			μs
Reset Pulse Fall Time	(Note 1)			1	μs
INTERNAL CALENDAR					
Year Date Range		2000		2255	Years

Recommended External Components


NAME	FROM	то	FUNCTION	VALUE	UNITS
C1	V _{V3P3A}	GNDA	Bypass capacitor for 3.3V supply	0.1 ±20%	μF
C2	V _{V3P3D}	GNDD	Bypass capacitor for 3.3V output	0.1 ±20%	μF
CSYS	V _{V3P3SYS}	GNDD	Bypass capacitor for V _{V3P3SYS}	1.0 ±30%	μF
CVDD	V _{DD}	GNDD	Bypass capacitor for V _{DD}	0.1 ±20%	μF
CVLCD	V _{LCD}	GNDD	Bypass capacitor for V _{LCD} pin	0.1 ±20%	μF
XTAL	XIN	XOUT	32.768 kHz crystal; electrically similar to ECS .327-12.5-17X, Vishay XT26T or Suntsu SCP6–32.768kHz TR (load capacitance 12.5pF)	32.768	kHz
CXS (Note 2)	XIN	GNDA	Load capacitor values for crystal depend on crystal specif cations and board parasitics. Nominal	22 ±10%	pF
CXL (Note 2)	XOUT	GNDA	values are based on 3pF allowance for the sum of board and chip capacitances.	22 ±10%	pF

Note 1: Parameter not tested in production, guaranteed by design to six-sigma.

Note 2: If the capacitor values of CXS = 15pF and CXL = 10pF have already been installed, then changing the CXL value to 33pF and leaving CXS = 15pF would minimize rework.

Silergy Corp 13 www.silergy.com

Pin Conf guration



Pin Descriptions

PIN	NIA	TVDE	OID CI III	FINISTICAL	
100	NAME	TYPE	CIRCUIT	FUNCTION	
POWER AND	GROUND PINS				
72, 80	GNDA	Р	_	Analog Ground. This pin should be connected directly to the ground plane.	
62	GNDD	Р	_	Digital Ground. This pin should be connected directly to the ground plane.	
85	V _{V3P3A}	Р	_	Analog Power Supply. A 3.3V power supply should be connected to this pin. V_{V3P3A} must be the same voltage as $V_{V3P3SYS}$.	
69	V _{V3P3SYS}	Р	_	System 3.3V supply. This pin should be connected to a 3.3V power supply.	
61	V _{V3P3D}	0	13	Auxiliary Voltage Output of the Chip. In mission mode, this pin is connected to $V_{V3P3SYS}$ by the internal selection switch. In BRN mode, it is internally connected to V_{BAT} . V_{V3P3D} is f oating in LCD and sleep mode. A 0.1µF bypass capacitor to ground must be connected to this pin.	
60	V _{DD}	0	Output of the 2.5V Regulator. This pin is powered in MSN and BRN A 0.1µF bypass capacitor to ground should be connected to this pir		
89	V _{LCD}	0	_	Output of the LCD DAC. A 0.1µF bypass capacitor to ground should be connected to this pin.	
70	V_BAT	Р	12	Battery Backup Pin to Support the Battery Modes (BRN, LCD). A battery or super capacitor is to be connected between V_{BAT} and GNDD. If no battery is used, connect V_{BAT} to $V_{V3P3SYS}$.	
71	V _{BAT_RTC}	Р	12	RTC and Oscillator Power Supply. A battery or super capacitor is to be connected between V _{BAT} and GNDD. If no battery is used, connect V _B RTC to V _{V3P3SYS} .	
ANALOG PIN	IS	,			
87, 86	IADC0 IADC1				
68, 67	IADC2 IADC3		6	Differential or Single-Ended Line Current Sense Inputs. These pins are voltage inputs to the internal A/D converter. Typically, they are connected to the outputs of current sensors. Unused pins must be tied to V _{V3P3A} .	
66, 65	IADC4 IADC5	_ '		Pins IADC2-IADC3, IADC4-IADC5 and IADC6-IADC7 may be configured for communication with the remote sensor interface (71M6x03).	
64, 63	IADC6 IADC7				
84, 83, 82	VADC8 (VA), VADC9 (VB), VADC10 (VC)	I	6	Line Voltage Sense Inputs. These pins are voltage inputs to the internal A/D converter. Typically, they are connected to the outputs of resistor-dividers. Unused pins must be tied to V_{V3P3A} .	
88	V_{REF}	0	9	Voltage Reference for the ADC. This pin should be left unconnected (f oating).	
75	XIN	I	8	Crystal Inputs. A 32.768kHz crystal should be connected across these pins. Typically, a 22pF capacitor is also connected from XIN to GNDA and a 22pF capacitor is connected from XOUT to GNDA. It is important to minimize the capacitance between these pins. See the crystal	
76	XOUT	0		manufacturer data sheet for details. If an external clock is used, a 150mV _{P-P} clock signal should be applied to XIN, and XOUT should be left unconnected.	

Pin Descriptions (continued)

PIN						
100	NAME	TYPE	CIRCUIT	FUNCTION		
DIGITAL PIN	S	ı	ļ	I		
12–15	COM0-COM3	0	5	LCD Common Outputs. These four pins provide the select signals for the LCD display.		
45	SEGDIO0/WPULSE					
44	SEGDIO1/VPULSE	1				
43	SEGDIO2/SDCK	1				
42	SEGDIO3/SDATA	1				
41	SEGDIO4			Multiple-Use Pins. Conf gurable as either LCD segment driver or DIO.		
39	SEGDIO5	1		Alternative functions with proper selection of associated I/O RAM registers		
38	SEGDIO6/XPULSE			are:		
37	SEGDIO7/YPULSE	1		SEGDIO0 = WPULSE SEGDIO1 = VPULSE		
36	SEGDIO8/DI	1		SEGDIO2 = SDCK		
35–30	SEGDIO[9:14]	1/0	3, 4, 5	SEGDIO3 = SDATA		
29–27	SEGDIO[15:17]	1		SEGDIO6 = XPULSE		
25	SEGDIO[18]	1		SEGDIO7 = YPULSE		
24–18	SEGDIO[19:25]			SEGDIO8 = DI		
11–4	SEGDIO[28:35]			SEGDIO16 = RX3 SEGDIO17 = TX3		
95–94	SEGDIO[44:45]			Unused pins must be configured as outputs or terminated to V3P3/GNDD.		
99–96	SEGDIO[40:43]			3		
52	SEGDIO52					
51	SEGDIO53					
47	SEGDIO54	1				
17	SEGDIO26/COM5	1/0	3, 4, 5	Multiple-Use Pins. Conf gurable as either LCD segment driver or DIO with		
16	SEGDIO27/COM4	I/O		alternative function (LCD common drivers).		
3	SPI_CSZ/SEGDIO36					
2	SPI_DO/SEGDIO37	1 ./0	0.45	Multiple-Use Pins. Conf gurable as either LCD segment driver or DIO with		
1	SPI_DI/SEGDIO38	I/O	3, 4, 5	alternative function (SPI interface).		
100	SPI_CKI/SEGDIO39	1				
53	OPT_TX/SEGDIO51	1/0	2.4.5	Multiple-Use Pins, conf gurable as either LCD segment driver or DIO with		
46	OPT_RX/SEGDIO55	I/O	3, 4, 5	alternative function (optical port/UART1)		
58	E_RXTX/SEG48	1/0	4 4 5	Multiuse Pins. Conf gurable as either emulator port pins (when ICE_E		
56	E_RST/SEG50	I/O	1, 4, 5	pulled high) or LCD segment drivers (when ICE_E tied to GND).		
57	E_TCLK/SEG49	0	4, 5			
59	ICE_E	I	2	ICE Enable. When zero, E_RST, E_TCLK, and E_RXTX become SEG50, SEG49, and SEG48, respectively. For production units, this pin should be pulled to GND to disable the emulator port.		
92	TMUXOUT/SEG47		4 -	Multiple-Use Pins. Conf gurable as either multiplexer/clock output or LCD		
93	TMUX2OUT/SEG46	O 4, 5		segment driver using the I/O RAM registers.		
91	RESET	I	2	Chip Reset. This input pin is used to reset the chip into a known state. For normal operation, this pin is pulled low. To reset the chip, this pin should be pulled high. This pin has an internal 30FA (nominal) current source pulldown. No external reset circuitry is necessary.		

Pin Descriptions (continued)

PIN	NAME	TYPE	CIRCUIT	FUNCTION
100				
55	RX	I	3	UART0 Input. If this pin is unused it must be terminated to $\ensuremath{\text{V}_{\text{V3P3D}}}$ or GNDD.
54	TX	0	4	UART0 Output
81	TEST	I	7	Enables Production Test. This pin must be grounded in normal operation.
90	РВ	I	3	Pushbutton Input. This pin must be at GNDD when not active or unused. A rising edge sets the WF_PB f ag. It also causes the part to wake up if it is in SLP or LCD mode. PB does not have an internal pullup or pulldown resistor.
26, 40, 48, 49, 50, 73, 74, 77, 78, 79, 84	N.C.	N.C.	_	No Connection. Do not connect these pins.

I = Input, O = Output, P = Power





Figure 1. I/O Equivalent Circuits

Block Diagram



71M6543FT/71M6543HT/ 71M6543GT/71M6543GHT

Hardware Description

The 71M6543FT/HT/GT/GHT single-chip energy meter ICs integrate all primary functional blocks required to implement a solid-state residential electricity meter. Included on the chip are the following:

- An analog front-end (AFE) featuring a 22-bit secondorder sigma-delta ADC
- An independent 32-bit digital computation engine (CE) to implement DSP functions
- An 8051-compatible microprocessor (MPU) which executes one instruction per clock cycle (80515)
- A precision voltage reference (V_{REF})
- A temperature sensor for digital temperature compensation:
 - Metrology digital temperature compensation (MPU)
 - Automatic RTC digital temperature compensation operational in all power states
- LCD drivers
- RAM and flash memory
- A real-time clock (RTC)
- · A variety of I/O pins
- A power-failure interrupt
- A zero-crossing interrupt
- Selectable current sensor interfaces for locally-connected sensors as well as isolated sensors (i.e., using the 71M6x03 companion IC with a shunt resistor sensor)
- · Resistive shunt and current transformers are supported

Resistive shunts and current transformer (CT) current sensors are supported. Resistive shunt current sensors may be connected directly to the 71M654xT device or isolated using a companion 71M6x03 isolator IC in order to implement a variety of metering configurations. An inexpensive, small pulse transformer is used to isolate the 71M6x03 isolated sensor from the 71M654xT. The 71M654xT performs digital communications bidirectionally with the 71M6x03 and also provides power to the 71M6x03 through the isolating pulse transformer. Isolated (remote) shunt current sensors are connected to the differential input of the 71M6x03. Included on the 71M6x03 companion isolator chip are:

- · Digital isolation communications interface
- An analog front-end (AFE)

- A precision voltage reference (V_{RFF})
- A temperature sensor (for digital temperature compensation)
- · A fully differential shunt resistor sensor input
- A preamplifier to optimize shunt current sensor performance
- Isolated power circuitry obtains dc power from pulses sent by the 71M654xT

In a typical application, the 32-bit compute engine (CE) of the 71M654xT sequentially processes the samples from the voltage inputs on analog input pins and from the external 71M6x03 isolated sensors and performs calculations to measure active energy (Wh) and reactive energy (VARh), as well as A²h, and V²h for four-quadrant metering. These measurements are then accessed by the MPU, processed further and output using the peripheral devices available to the MPU.

In addition to advanced measurement functions, the clock function allows the 71M6543FT/HT/GT/GHT to record time-of-use (TOU) metering information for multi-rate applications and to time-stamp tamper or other events. Measurements can be displayed on 3.3V LCDs commonly used in low-temperature environments. Flexible mapping of LCD display segments facilitate integration of existing custom LCDs. Design trade-off between the number of LCD segments and DIO pins can be implemented in software to accommodate various requirements.

In addition to the temperature-trimmed ultra-precision voltage reference, the on-chip digital temperature compensation mechanism includes a temperature sensor and associated controls for correction of unwanted temperature effects on measurement and RTC accuracy, e.g., to meet the requirements of ANSI and IEC standards. Temperature-dependent external components such as crystal oscillator, resistive shunts, current transformers (CTs) and their corresponding signal conditioning circuits can be characterized and their correction factors can be programmed to produce electricity meters with exceptional accuracy over the industrial temperature range.

One of the two internal UARTs is adapted to support an Infrared LED with internal drive and sense configuration and can also function as a standard UART. The optical output can be modulated at 38kHz. This flexibility makes it possible to implement AMR meters with an IR interface. A block diagram of the IC is shown in Figure 1.

Analog Front-End (AFE)

The AFE functions as a data acquisition system, controlled by the MPU. When used with locally connected sensors, as shown in Figure 2, the analog input signals (IADC0-IADC7, VADC8-VADC10) are multiplexed to the ADC input and sampled by the ADC.

The ADC output is decimated by the FIR filter and stored in CE RAM where it can be accessed and processed by the CE.

When remote isolated sensors are connected to the 71M6543FT/HT/GT/GHT using 71M6x03 remote sensor interfaces, the input multiplexer is bypassed. Instead, the extracted modulator bit stream is passed directly to a dedicated decimation filter. The output of the decimation

filter is then directly stored in the appropriate CE RAM location without making use of a multiplexer cycle.

Signal Input Pins

The 71M6543FT/HT/GT/GHT features eleven ADC inputs.

IADC0-IADC7 are intended for use as current sensor inputs. These eight current sensor inputs can be configured as four single-ended inputs, or (more frequently) can be paired to form four differential inputs. For best performance, it is recommended to configure the current sensor inputs as differential inputs. The first differential input (IADC0-IADC1) features a preamplifier with a selectable gain of 1 or 8, and is intended for direct connection to a shunt resistor sensor, and can also be used with a current transformer (CT). The remaining differential pairs may be




Figure 2. 71M6543FT/HT/GT/GHT Operating with Local Sensors

used with CTs, or may be enabled to interface to a remote 71M6x03 isolated current sensor providing isolation for a shunt resistor sensor using a low cost pulse transformer.

The remaining inputs (VADC8-VADC10) are single-ended and sense line voltage. These single-ended inputs are referenced to the V_{V3P3A} pin.

All analog signal input pins measure voltage. In the case of shunt current sensors, currents are sensed as a voltage drop in the shunt resistor sensor. Referring to Figure 2, shunt sensors can be connected directly to the 71M654xT (referred to as a 'local' shunt sensor) or connected via an isolated 71M6x03 (referred to as a

'remote' shunt sensor) (Figure 3). In the case of current transformers, the current is measured as a voltage across a burden resistor that is connected to the secondary winding of the CT. Meanwhile, line voltages are sensed through resistive voltage dividers.

Pins IADC0-IADC1 can be programmed individually to be differential or single-ended. For most applications IADC0-IADC1 are configured as a differential input to work with a shunt or CT directly interfaced to the IADC0-IADC1 differential input with the appropriate external signal conditioning components.




Figure 3. 71M6543FT/HT/GT/GHT Operating with Remote Sensor for Neutral Current

The performance of the IADC0-IADC1 pins can be enhanced by enabling a preamplifier with a fixed gain of 8. When the PRE_E bit = 1, IADC0-IADC1 become the inputs to the 8x preamplifier, and the output of this amplifier is supplied to the multiplexer. The 8x amplification is useful when current sensors with low sensitivity, such as shunt resistors, are used. With PRE_E set, the IADC0-IADC1 input signal amplitude is restricted to 31.25 mV peak.

When shunt resistors are used as current sense elements on all current inputs, the IADC0-IADC1 pins are configured for differential mode to interface to a local shunt by setting the DIFFA_E control bit. Meanwhile, the IADC2-IADC7 pins are re-configured as digital balanced pair to communicate with a 71M6x03 isolated sensor interface by setting the RMT_E control bit. The 71M6x03 communicates with the 71M654xT using a bidirectional digital data stream through an isolating low-cost pulse transformer. The 71M654xT also supplies power to the 71M6x03 through the isolating transformer.

When using current transformers the IADC2-IADC7 pins are configured as local analog inputs (RMT_E = 0). The IADC0-IADC1 pins cannot be configured as a remote sensor interface.

Input Multiplexer

When operating with local sensors, the input multiplexer sequentially applies the input signals from the analog input pins to the input of the ADC. One complete sampling sequence is called a multiplexer frame. The multiplexer of the 71M6543FT/HT/GT/GHT can select up to seven input signals (three voltage inputs and four current inputs) per multiplexer frame. The multiplexer always starts at state 1 and proceeds until as many states as determined by MUX_DIV[3:0] have been converted.

The 71M6543FT/HT/GT/GHT requires CE code that is written for the specific application. Moreover, each CE code requires specific AFE and MUX settings in order to function properly. Contact Silergy for detailed information about alternate CE codes.

For a polyphase configuration with neutral current sensing using shunt resistor current sensors and the 71M6xx3 isolated sensors, as shown in Figure 3, the IADC0-IADC1 input must be configured as a differential input, to be connected to a local shunt. The local shunt connected to the IADC0-IADC1 input is used to sense the Neutral current. The voltage sensors (VADC8-VADC10) are also directly connected to the 71M6543FT/HT/GT/GHT and are also routed though the multiplexer. Meanwhile, the IADC2-IADC7 current inputs are configured as remote sensor digital interfaces and the corresponding samples are not routed through the multiplexer.

For a polyphase configuration with optional neutral current sensing using Current Transformer (CTs) sensors, all four current sensor inputs must be configured as differential inputs. IADC2-IADC3 is connected to phase A, IADC4-IADC5 is connected to phase B, and IADC6-IADC7 is connected to phase C. The IADC0-IADC1 current sensor input is optionally used to sense the Neutral current for anti-tampering purposes. The voltage sensors (VADC8-VADC10), typically resistive dividers, are directly connected to the 71M6543FT/HT/GT/GHT. No 71M6xx3 isolated sensors are used in this configuration and all signals are routed though the multiplexer.

The multiplexer sequence shown in Figure 4 corresponds to the configuration shown in Figure 3. The frame duration is 13 CK32 cycles (where CK32 = 32,768Hz), therefore, the resulting sample rate is 32,768 Hz/13 = 2,520.6Hz.




Figure 4. Multiplexer Sequence with Neutral Channel and Remote Sensors

Note that Figure 4 only shows the currents that pass through the 71M6543FT/HT/GT/GHT multiplexer, and does not show the currents that are copied directly into CE RAM from the remote sensors (see Figure 3), which are sampled during the second half of the multiplexer frame. The two unused conversion slots shown are necessary to produce the desired 2,520.6Hz sample rate.

The multiplexer sequence shown in Figure 5 corresponds to the CT configuration shown in Figure 2. Since in this case all current sensors are locally connected to the 71M6543FT/HT/GT/GHT, all currents are routed through the multiplexer, as seen in Figure 2. For this multiplexer sequence, the frame duration is 15 CK32 cycles (where CK32 = 32,768Hz), therefore, the resulting sample rate is 32,768 Hz/15 = 2,184.5Hz.

Delay Compensation

When measuring the energy of a phase (i.e., Wh and VARh) in a service, the voltage and current for that phase must be sampled at the same instant. Otherwise, the phase difference, . introduces errors.

$$\phi = \frac{t_{delay}}{T} \cdot 360^{\circ} = t_{delay} \cdot f \cdot 360^{\circ}$$

Where f is the frequency of the input signal, T = 1/f and t_{delay} is the sampling delay between current and voltage. Traditionally, sampling is accomplished by using two A/D converters per phase (one for voltage and the other one for current) controlled to sample simultaneously. Our Single Converter Technology, however, exploits the 32-bit

signal processing capability of its CE to implement "constant delay" allpass filters. The allpass filter corrects for the conversion time difference between the voltage and the corresponding current samples that are obtained with a single multiplexed A/D converter.

The "constant delay" allpass filter provides a broad-band delay 360° — , which is precisely matched to the difference in sample time between the voltage and the current of a given phase. This digital filter does not affect the amplitude of the signal, but provides a precisely controlled phase response.

The recommended ADC multiplexer sequence samples the current first, immediately followed by sampling of the corresponding phase voltage, thus the voltage is delayed by a phase angle—relative to the current. The delay compensation implemented in the CE aligns the voltage samples with their corresponding current samples by first delaying the current samples by one full sample interval (i.e., 360°), then routing the voltage samples through the allpass filter, thus delaying the voltage samples by 3600° , resulting in the residual phase error between the current and its corresponding voltage of B — . The residual phase error is negligible, and is typically less than ± 1.5 milli-degrees at 100Hz, thus it does not contribute to errors in the energy measurements.

When using remote sensors, the CE performs the same delay compensation described above to align each voltage sample with its corresponding current sample. Even though the remote current samples do not pass through the 71M654xT multiplexer, their timing relationship to their corresponding voltages is fixed and precisely known.




Figure 5. Multiplexer Sequence with Neutral Channel and Current Transformers

Table 1. ADC Input Configuration

PIN	REQUIRED SETTING	COMMENT			
IADC0	DIFFx E = 1 Differential mode must be selected with DIFFx_E = 1. The ADC results are stored in ADC0 and				
IADC1	DIFFX_E = 1	not disturbed.			
IADC2	DIFFx_E = 1 or For locally connected sensors the differential input	For locally connected sensors the differential input must be enabled.			
IADC3	$RMT_E = 1$	For the remote sensor RMT_E must be set. ADC results are stored in ADC2 and ADC3 is not disturbed.			
IADC4	DIFFx_E = 1 or	For locally connected sensors the differential input must be enabled.			
IADC5	$RMT_E = 1$	For the remote sensor RMT_E must be set. ADC results are stored in ADC4 and ADC5 is not disturbed			
IADC6	DIFFx_E = 1 or	For locally connected sensors the differential input must be enabled.			
IADC7	$RMT_E = 1$	For the remote sensor RMT_E must be set. ADC results are stored in ADC6 and ADC7 is not disturbed.			
VADC8		Phase A voltage. Single ended mode only. ADC result stored in ADC8.			
VADC9		Phase B voltage. Single ended mode only. ADC result stored in ADC9.			
VADC10		Phase A voltage. Single ended mode only. ADC result stored in ADC10.			

ADC Preamplif er

The ADC preamplifier is a low-noise differential amplifier with a fixed gain of 8 available only on the IADC0-IADC1 sensor input pins. A gain of 8 is enabled by setting PRE_E = 1. When disabled, the supply current of the preamplifier is < 10 nA and the gain is unity. With proper settings of the PRE_E and DIFFA_E (I/O RAM 0x210C[4]) bits, the preamplifier can be used whether or not differential mode is selected. For best performance, the differential mode is recommended. In order to save power, the bias current of the preamplifier and ADC is adjusted according to the ADC DIV control bit (I/O RAM 0x2200[5]).

Analog-to-Digital Converter (ADC)

A single 2nd-order delta-sigma ADC digitizes the voltage and current inputs to the device. The resolution of the ADC, including the sign bit, is 21 bits $(FIR_LEN[1:0] = 1)$, or 22 bits $(FIR_LEN[1:0] = 2)$.

Initiation of each ADC conversion is controlled by MUX_CTRL internal circuit. At the end of each ADC conversion, the FIR filter output data is stored into the CE RAM location determined by the multiplexer selection. FIR data is stored LSB justified, but shifted left 9 bits.

FIR Filter

The finite impulse response filter is an integral part of the ADC and it is optimized for use with the multiplexer. The purpose of the FIR filter is to decimate the ADC output to the desired resolution. At the end of each ADC conversion, the output data is stored into the fixed CE RAM location determined by the multiplexer selection.

Voltage References

A bandgap circuit provides the reference voltage to the ADC. The V_{REF} band-gap amplifier is chopper-stabilized to remove the dc offset voltage. This offset voltage is the most significant long-term drift mechanism in voltage reference circuits.

Isolated Sensor Interface

Nonisolating sensors, such as shunt resistors, can be connected to the inputs of the 71M654x via a combination of a pulse transformer and a 71M6x03 isolated sensor interface. The 71M6x03 receives power directly from the 71M654xT through a pulse transformer and does not require a dedicated power supply circuit. The 71M6x03 establishes 2-way communication with the 71M654xT, supplying current samples and auxiliary information such as sensor temperature via a serial data stream.

Up to three 71M6x03 isolated sensors can be supported by the 71M6543FT/HT/GT/GHT. When a remote sensor interface is enabled, the two analog current inputs become reconfigured as a digital remote sensor interface. Each 71M6x03 isolated sensor consists of the following building blocks:

- Power supply for power pulses received from the 71M654xT
- Digital communications interface
- · Shunt signal preamplifier
- Delta-sigma ADC converter with precision bandgap reference (chopping amplifier)
- Temperature sensor
- Fuse system containing part-specific information

During an ordinary multiplexer cycle, the 71M654xT internally determines which other channels are enabled. At the same time, it decimates the modulator output from the 71M6x03 isolated sensors. Each result is written to CE RAM during one of its CE access time slots.

The ADC of the 71M6x03 derives its timing from the power pulses generated by the 71M654xT and as a result, operates its ADC slaved to the frequency of the power pulses. The generation of power pulses, as well as the communication protocol between the 71M654xT and 71M6x03 isolated sensor is automatic and transparent to the user.

The 71M654xT can read data and status from, and can write control information to the 71M6x03 isolated sensor. With hardware and trim-related information on each connected 71M6x03 isolated sensor available to the 71M6543FT/HT/GT/GHT, the MPU can implement temperature compensation of the energy measurement based on the individual temperature characteristics of the 71M6x03 isolated sensor.

Digital Computation Engine (CE)

The CE, a dedicated 32-bit signal processor, performs the precision computations necessary to accurately measure energy. The CE calculations and processes include:

- Multiplication of each current sample with its associated voltage sample to obtain the energy per sample (when multiplied with the constant sample time).
- Frequency-insensitive delay cancellation on all four channels (to compensate for the delay between samples caused by the multiplexing scheme).
- 90° phase shifter (for VAR calculations).
- · Pulse generation.
- Monitoring of the input signal frequency (for frequency and phase information).
- Monitoring of the input signal amplitude (for sag detection).

- Scaling of the processed samples based on calibration coefficients.
- Scaling of samples based on temperature compensation information.

Meter Equations

The 71M6543FT/HT/GT/GHT provides hardware assistance to the CE in order to support various meter equations. The compute engine firmware for industrial configurations can implement the equations listed in <u>Table 2</u>. EQU[2:0] specifies the equation to be used based on the meter configuration and on the number of phases used for metering.

Real-Time Monitor

The CE contains a real-time monitor (RTM), which can be programmed to monitor four selectable XRAM locations at full sample rate. The four monitored locations are serially output to the TMUXOUT pin via the digital output multiplexer at the beginning of each CE code pass. The RTM can be enabled and disabled with control bit RTM_E. The RTM output is clocked by CKTEST. Each RTM word is clocked out in 35 CKCE cycles (1 CKCE cycle is equivalent to 203ns) and contains a leading flag bit.

Pulse Generators

The 71M6543FT/HT/GT/GHT provides four pulse generators, VPULSE, WPULSE, XPULSE and YPULSE, as well as hardware support for the VPULSE and WPULSE pulse generators. The pulse generators can be used to output CE status indicators (for example, voltage sag) to DIO pins. All pulses can be configured to generate interrupts to the MPU.

The polarity of the pulses may be inverted with control bit PLS_INV. When this bit is set, the pulses are active high, rather than the more usual active low. PLS_INV inverts all four pulse outputs.

Table 2. Inputs Selected in Multiplexer Cycles

	· · · · · ·	-			
EQU	DESCRIPTION	Wh.	AND VARh FORM	ULA	RECOMMENDED
EQU	DESCRIPTION	ELEMENT 0	ELEMENT 1	ELEMENT 2	MULTIPLEXER SEQUENCE
2	2-element, 3W 3ph Delta	VA x IA	VA x IB	N/A	IA VA IB VB
3	2-element, 4W 3ph Delta	VA (IA-IB)/2	VC x IC	N/A	IA VA IB VB IC VC
4	2-element, 4W 3ph Wye	VA (IA-IB)/2	VB (IC-IB)/2	N/A	IA VA IB VB IC VC
5	3-element, 4W 3ph Wye	VA x IA	VB x IA	VC x IC	IA VA IB VB IC VC (ID)

Note: Only EQU = 5 is supported by currently available CE code versions for the 71M6543FT/HT/GT/GHT. Contact Silergy for CE codes that support equations 2, 3 and 4.

The function of each pulse generator is determined by the CE code and the MPU code must configure the corresponding pulse outputs in agreement with the CE code. For example, standard CE code produces a mains zerocrossing pulse on XPULSE and a SAG pulse on YPULSE.

A common use of the zero-crossing pulses is to generate interrupt in order to drive real-time clock software in places where the mains frequency is sufficiently accurate to do so and also to adjust for crystal aging. A common use for the SAG pulse is to generate an interrupt that alerts the MPU when mains power is about to fail, so that the MPU code can store accumulated energy and other data to EEPROM before the V_{V3P3SYS} supply voltage actually drops.

XPULSE and YPULSE

Pulses generated by the CE may be exported to the XPULSE and YPULSE pulse output pins. Pins SEGDIO6 and SEGDIO7 are used for these pulses, respectively. Generally, the XPULSE and YPULSE outputs can be updated once on each pass of the CE code.

VPULSE and WPULSE

By default, WPULSE emits a pulse proportional to real energy consumed, and VPULSE emits a pulse proportional to reactive energy. During each CE code pass the hardware stores exported WPULSE and VPULSE sign bits in an 8-bit FIFO and sends the buffered sign bits to the output pin at a specified, known interval. This permits the CE code to calculate the VPULSE and WPULSE outputs at the beginning of its code pass and to rely on hardware to spread them over the multiplexer frame.

80515 MPU Core

The 71M6543FT/HT/GT/GHT includes an 80515 MPU (8-bit, 8051-compatible) that processes most instructions in one clock cycle: a 4.9MHz clock results in a processing throughput of 4.9 MIPS. The 80515 architecture

Table 3. CKMPU Clock Frequencies

MPU_DIV [2:0]	CKMPU FREQUENCY
000	4.9152MHz
001	2.4576MHz
010	1.2288MHz
011	614.4kHz
100	
101	307.2kHz
110	307.2KHZ
111	

eliminates redundant bus states and implements parallel execution of fetch and execution phases. Normally, a machine cycle is aligned with a memory fetch, therefore, most of the 1-byte instructions are performed in a single machine cycle (MPU clock cycle). This leads to an 8x average performance improvement (in terms of MIPS) over the 8051 device running at the same clock frequency.

The CKMPU frequency is a function of the MCK clock (19.6608MHz) divided by the MPU clock divider which is set in the I/O RAM control field MPU_DIV[2:0]. Actual processor clocking speed can be adjusted to the total processing demand of the application (metering calculations, AMR management, memory management, LCD driver management and I/O management) using MPU_DIV[2:0], as shown in Table 3.

Memory Organization and Addressing

The 80515 MPU core incorporates the Harvard architecture with separate code and data spaces. Memory organization in the 80515 is similar to that of the industry standard 8051. There are three memory areas: program memory (flash, shared by MPU and CE), external RAM (data RAM, shared by the CE and MPU, configuration or I/O RAM), and internal data memory (internal RAM).

Program Memory

The 80515 can address up to 64KB of program memory space (0x0000 to 0xFFFF). Program memory is read when the MPU fetches instructions or performs a MOVC operation.

After reset, the MPU starts program execution from program memory location 0x0000. The lower part of the program memory includes reset and interrupt vectors. The interrupt vectors are spaced at 8-byte intervals, starting from code space location 0x0003.

MPU External Data Memory (XRAM)

Both internal and external memory is physically located on the 71M654xT device. The external memory referred in this documentation is only external to the 80515 MPU core.

3KB of RAM starting at address 0x0000 is shared by the CE and MPU. The CE normally uses the first 1KB, leaving 2KB for the MPU. Different versions of the CE code use varying amounts. Consult the documentation for the specific code version being used for the exact limit.

MOVX Addressing

There are two types of instructions differing in whether they provide an 8-bit or 16-bit indirect address to the external data RAM:

- MOVX A,@Ri: The contents of R0 or R1 in the current register bank provide the eight low-order address bits with the eight high-order bits specified by the PDATA SFR. This method allows the user paged access (256 pages of 256 bytes each) to all ranges of the external data RAM.
- MOVX A,@DPTR: The data pointer generates a 16-bit address. This form is faster and more efficient when accessing very large data arrays (up to 64KB) since no additional instructions are needed to set up the eight high ordered bits of the address.

It is possible to mix the two MOVX types. This provides the user with four separate data pointers, two with direct access and two with paged access, to the entire external memory range.

Dual Data Pointer

The Dual Data Pointer accelerates the block moves of data. The standard DPTR is a 16-bit register that is used to address external memory or peripherals. In the 80515 core, the standard data pointer is called DPTR, the second data pointer is called DPTR1. The data pointer select bit, located in the LSB of the DPS register, chooses the active pointer. DPTR is selected when DPS[0] = 0 and DPTR1 is selected when DPS[0] = 1.

The user switches between pointers by toggling the LSB of the DPS register. The values in the data pointers are not affected by the LSB of the DPS register. All DPTR related instructions use the currently selected DPTR for any activity.

An alternative data pointer is available in the form of the PDATA register (SFR 0xBF), sometimes referred to as USR2). It defines the high byte of a 16-bit address when reading or writing XDATA with the instruction MOVX A,@Ri or MOVX @Ri,A.

Internal Data Memory Map and Access

The Internal data memory provides 256 bytes (0x00 to 0xFF) of data memory. The internal data memory address is always 1 byte wide.

The Special Function Registers (SFR) occupy the upper 128 bytes. The SFR area of internal data memory is available **only by direct addressing**. Indirect addressing of this area accesses the upper 128 bytes of Internal RAM. The lower 128 bytes contain working registers and bit addressable memory. The lower 32 bytes form four banks of eight registers (R0-R7). Two bits on the program memory status word (PSW, SFR 0xD0) select which bank is in use. The next 16 bytes form a block of bit addressable memory space at addresses 0x00-0x7F. All of the bytes in the lower 128 bytes are accessible through direct or indirect addressing.

Table 4. Memory Map

ADDRESS (hex)	MEMORY TECHNOLOGY	MEMORY TYPE	NAME	TYPICAL USAGE	MEMORY SIZE (BYTES)
0000-FFFF (64K)	Flach Mamony	Nonvolatile	Program memory for MPU and	MPU program and nonvolatile data	128/64K*
0000-1FFFF (128K)		Nonvolatile	CE	CE program (on 1KB boundary)	3K max
0000-0BFF	Static RAM	Volatile	External RAM (XRAM)	Shared by CE and MPU	5K*
2000-27FF	Static RAM	Volatile	Conf guration RAM (I/O RAM)	Hardware control	2K
2800-287F	Static RAM	Nonvolatile (battery)	Conf guration RAM (I/O RAM)	Battery-buffered memory	128
0000-00FF	Static RAM	Volatile	Internal RAM	Part of 80515 Core	256

^{*}Memory size depends on IC. See the On-Chip Resources section for details.

Table 5. Internal Data Memory Map

ADDRE	SS RANGE	DIRECT ADDRESSING	INDIRECT ADDRESSING		
0x80	0xFF	Special Function Registers (SFRs)	RAM		
0x30	0x7F	Byte addressable area			
0x20	0x2F	Bit addressable area			
0x00	0x1F	Register banks R0R7			

Special Function Registers

Only a few addresses in the SFR memory space are occupied; other addresses are unimplemented. A read access to unimplemented addresses returns undefined data, while a write access has no effect. SFRs specific to the 71M654xT are shown in bold print on a shaded field. The registers at 0x80, 0x88, 0x90, etc., are bit addressable, all others are byte addressable.

Timers and Counters

The 71M6543FT/HT/GT/GHT contains two 16-bit timer/counter registers: Timer 0 and Timer 1. These registers can be configured for counter or timer operations.

In timer mode, the register is incremented every machine cycle, i.e., it counts up once for every 12 periods of the

MPU clock. In counter mode, the register is incremented when the falling edge is observed at the corresponding input signal T0 or T1 (T0 and T1 are the timer gating inputs derived from certain DIO pins, see 2.5.8 Digital I/O). Since it takes 2 machine cycles to recognize a 1-to-0 event, the maximum input count rate is 1/2 of the clock frequency (CKMPU). There are no restrictions on the duty cycle, however to ensure proper recognition of the 0 or 1 state, an input should be stable for at least 1 machine cycle.

Four operating modes can be selected for Timer 0 and Timer 1. The TMOD register is used to select the appropriate mode. The timer/counter operation is controlled by the TCON register. Bits TR1 and TR0 in the TCON register start their associated timers when set.

Table 6. Special Function Register Map

HEX/ BIN	BIT ADDRESSABLE	BYTE ADDRESSABLE							BIN/ HEX
BIN	X000	X001	X010	X011	X100	X101	X110	X111	IILX
F8	INTBITS	VSTAT			RCMD	SPI_CMD			FF
F0	В								F7
E8	IFLAGS								EF
E0	Α								E7
D8	WDCON								DF
D0	PSW								D7
C8	T2CON								CF
C0	IRCON								C7
B8	IEN1	IP1	S0RELH	S1RELH				PDATA	BF
В0	P3 (DIO12:15)		FLSH_CTL				FLSH_ BANK	FLSH_ PGADR	В7
A8	IEN0	IP0	SORELL						AF
A0	P2 (DIO8:11)								A7
98	SOCON	S0BUF	IEN2	S1CON	S1BUF	S1RELL	EEDATA	EECTRL	9F
90	P1 (DIO4:7)		DPS		FLSH_ ERASE				97
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON		8F
80	P0 (DIO0:3)	SP	DPL	DPH	DPL1	DPH1		PCON	87

Table 7. Timers/Counters Mode Description

Tab	table 7. Timers/Counters wode Description							
M1	MO	MODE	FUNCTION					
0	0	Mode 0	13-bit Counter/Timer mode with 5 lower bits in the TL0 or TL1 register and the remaining 8 bits in the TH0 or TH1 register (for Timer 0 and Timer 1, respectively). The 3 high order bits of TL0 and TL1 are held at zero.					
0	1	Mode 1	6-bit Counter/Timer mode.					
1	0	Mode 2	8-bit auto-reload Counter/Timer. The reload value is kept in TH0 or TH1, while TL0 or TL1 is incremented every machine cycle. When TLx overfows, a value from THx is copied to TLx.					
1	1	Mode 3	If Timer 1 M1 and M0 bits are set to 1, Timer 1 stops. If Timer 0 M1 and M0 bits are set to 1, Timer 0 acts as two independent 8-bit Timer/Counters.					

Table 8. Generic 80515 SFRs: Location and Reset Values

NAME	ADDRESS	RESET VALUE	DESCRIPTION	
P0	0x80	0xFF	Port 0	
SP	0x81	0x07	Stack Pointer	
DPL	0x82	0x00	Data Pointer Low 0	
DPH	0x83	0x00	Data Pointer High 0	
DPL1	0x84	0x00	Data Pointer Low 1	
DPH1	0x85	0x00	Data Pointer High 1	
PCON	0x87	0x00	UART Speed Control	
TCON	0x88	0x00	Timer/Counter Control	
TMOD	0x89	0x00	Timer Mode Control	
TL0	0x8A	0x00	Timer 0, low byte	
TL1	0x8B	0x00	Timer 1, high byte	
TH0	0x8C	0x00	Timer 0, low byte	
TH1	0x8D	0x00	Timer 1, high byte	
CKCON	0x8E	0x01	Clock Control (Stretch = 1)	
P1	0x90	0xFF	Port 1	
DPS	0x92	0x00	Data Pointer select Register	
SOCON	0x98	0x00	Serial Port 0, Control Register	
S0BUF	0x99	0x00	Serial Port 0, Data Buffer	
IEN2	0x9A	0x00	Interrupt Enable Register 2	
S1CON	0x9B	0x00	Serial Port 1, Control Register	
S1BUF	0x9C	0x00	Serial Port 1, Data Buffer	
S1RELL	0x9D	0x00	Serial Port 1, Reload Register, low byte	
P2	0xA0	0xFF	Port 2	
IEN0	0xA8	0x00	Interrupt Enable Register 0	
IP0	0xA9	0x00	Interrupt Priority Register 0	
S0RELL	0xAA	0xD9	Serial Port 0, Reload Register, low byte	
P3	0xB0	0xFF	Port 3	
IEN1	0xB8	0x00	Interrupt Enable Register 1	
IP1	0xB9	0x00	Interrupt Priority Register 1	
S0RELH	0xBA	0x03	Serial Port 0, Reload Register, high byte	
S1RELH	0xBB	0x03	Serial Port 1, Reload Register, high byte	
PDATA	0xBF	0x00	High address byte for MOVX@Ri - also called USR2	
IRCON	0xC0	0x00	Interrupt Request Control Register	
T2CON	0xC8	0x00	Polarity for INT2 and INT3	
PSW	0xD0	0x00	Program Status Word	
WDCON	0xD8	0x00	Baud Rate Control Register (only WDCON[7] bit used)	
A	0xE0	0x00	Accumulator	
В	0xF0	0x00	B Register	

Interrupts

The 80515 provides 11 interrupt sources with four priority levels. Each source has its own interrupt request flag(s) located in a special function register (TCON, IRCON, and SCON). Each interrupt requested by the corresponding interrupt flag can be individually enabled or disabled by the interrupt enable bits in the IEN0, IEN1, and IEN2.

Referring to Figure 12, interrupt sources can originate from within the 80515 MPU core (referred to as Internal Sources) or can originate from other parts of the 71M654xT SoC (referred to as External Sources). There are seven external interrupt sources, (EX0-EX6).

Interrupt Overview

When an interrupt occurs, the MPU vectors to the predetermined address. Once the interrupt service has begun, it can be interrupted only by a higher priority interrupt. The interrupt service is terminated by a return from interrupt instruction (RETI). When a RETI instruction is executed, the processor returns to the instruction that would have been next when the interrupt occurred.

When the interrupt condition occurs, the processor also indicates this by setting a flag bit. This bit is set regardless of whether the interrupt is enabled or disabled. Each interrupt flag is sampled once per machine cycle, and then samples are polled by the hardware. If the sample indicates a pending interrupt when the interrupt is enabled, then the interrupt request flag is set. On the next instruction cycle, the interrupt is acknowledged by hardware forcing an LCALL to the appropriate vector address, if the following conditions are met:

- No interrupt of equal or higher priority is already in progress.
- An instruction is currently being executed and is not completed.
- The instruction in progress is not RETI or any write access to the registers IEN0, IEN1, IEN2, IP0 or IP1.

The following SFR registers control the interrupt functions:

- The interrupt enable registers: IEN0, IEN1 and IEN2.
- The Timer/Counter control registers, TCON and T2CON.
- The interrupt request register, IRCON.
- The interrupt priority registers: IP0 and IP1.

External MPU Interrupts

The seven external interrupts are the interrupts external to the 80515 core, i.e., signals that originate in other parts of the 71M654xT, for example the CE, DIO, RTC, or EEPROM interface.

The polarity of interrupts 2 and 3 is programmable in the MPU via the I3FR and I2FR bits in T2CON (SFR 0xC8). Interrupts 2 and 3 should be programmed for falling sensitivity (I3FR = I2FR = 0). The generic 8051 MPU literature states that interrupts 4 through 6 are defined as rising-edge sensitive. Thus, the hardware signals attached to interrupts 5 and 6 are inverted to achieve the edge polarity shown in Table 9.

External interrupt 0 and 1 can be mapped to pins on the device using DIO resource maps.

On-Chip Resources

Flash Memory

The device includes 128KB (71M6543GT/GHT) or 64KB (71M6543FT/HT) of on-chip flash memory. The flash memory primarily contains MPU and CE program code. It also contains images of the CE RAM and I/O RAM. On power-up, before enabling the CE, the MPU copies these images to their respective locations.

Flash space allocated for the CE program is limited to 4096 16-bit words (8KB). The CE program must begin on a 1KB boundary of the flash address space. The CE_LCTN[6:0] (71M6543GT/GHT) or CE_LCTN[5:0] (71M6543FT/HT) field defines where in flash the CE code

Table 9. External MPU Interrupts

EXTERNAL INTERRUPT	CONNECTION	POLARITY	FLAG RESET
0	Digital I/O (IE0)	Programmable	Automatic
1	Digital I/O (IE1)	Programmable	Automatic
2	CE_PULSE (IE_XPULSE, IE_YPULSE, IE_WPULSE, IE_VPULSE)	Rising	Manual
3	CE_BUSY (IE3)	Falling	Automatic
4	VSTAT (VSTAT[2:0] changed) (IE4)	Rising	Automatic
5	EEPROM busy (falling), SPI (rising) (IE_EEX, IE_SPI)	_	Manual
6	XFER_BUSY (falling), RTC_1SEC, RTC_1MIN, RTC_T, TC_TEMP (IE_XFER, IE_RTC1S, IE_RT1M, IE_RTCT)	Falling	Manual

resides. The address of the CE program is 0bXXXX XX00 0000 0000, where XXXX XX represents one of the 64 1KB pages at which the CE program begins.

Flash memory can be accessed by the MPU and the CE for reading, and by the SPI interface for reading or writing.

The program memory of the 71M6543GT/71M6543GHT consists of a fixed lower bank area of 32 kB addressable at 0x0000 to 0x7FFF plus an upper bank area of 32 kB, addressable at 0x8000 to 0xFFFF. The upper bank area is banked using the I/O RAM FLSH_BANK register as follows. Note that when FLSH_BANK[1:0] = 00, the upper bank area is the same as the lower bank area (Table 10).

The flash memory page address register FLSH_PGADR[6:0] (SFR B7[7:1]) points to an address in the 71M6543GT/71M6543GHT program address space. This address in the 71M6543GT/71M6543GHT program address space can refer to different flash memory addresses, depending on the setting of the FLSH_BANK[1:0] bits. The CE location register (CE_LCTN[6:0]), on the other hand, points directly to an address in the flash memory and is not affected by the FLSH_BANK[1:0] bits.

When the SECURE bit (SFR B2[6]) is set to a 1, page erase of certain flash memory pages is blocked. These pages are page 0 (flash memory address range 0x00000 –0x003FF) and all pages between the start of the CE program (CE_LCTN[6:0]) and flash memory address 0x1FFFF.

While operating in SPI flash mode (SFM), SPI single-byte transactions are used to write to FLSH_BANK[1:0]. During a SPI single-byte transaction, SPI_CMD[1:0] overwrites the contents of FLSH_BANK[1:0]. This allows access to the entire 128KB flash memory while operating in SFM on the 71M6543GT/71M6543GHT.

MPU/CE RAM

The 71M6543FT/HT/GT/GHT includes 5KB of static RAM memory on-chip (XRAM) plus 256 bytes of internal RAM in the MPU core. The static RAM is used for data storage for both MPU and CE operations.

I/O RAM

The I/O RAM can be seen as a series of hardware registers that control basic hardware functions. I/O RAM address space starts at 0x2000.

The 71M6543FT/HT/GT/GHT includes 128 bytes NV RAM memory on-chip in the I/O RAM address space (addresses 0x2800 to 0x287F). This memory section is supported by the voltage applied at V_{BAT_RTC} and the data in it are preserved in BRN, LCD, and SLP modes as long as the voltage at V_{BAT_RTC} is within specification.

Crystal Oscillator

The oscillator drives a standard 32.768kHz tuning-fork crystal. This type of crystal is accurate and does not require a high-current oscillator circuit. The oscillator power dissipation is very low to maximize the lifetime of the $V_{BAT\ RTC}$ battery.

Oscillator calibration can improve the accuracy of both the RTC and metering.

PLL

Timing for the device is derived from the 32,768Hz crystal oscillator. The oscillator output is routed to a phase-locked loop (PLL). The PLL multiplies the crystal frequency by 600 to produce a stable 19.6608MHz clock frequency. This is the master clock (MCK), and all on-chip timing, except for the RTC clock, is derived from MCK.

The master clock can operate at either 19.66MHz or 6.29MHz depending on the PLL_FAST bit. The MPU clock frequency CKMPU is determined by another divider controlled by the I/O RAM control field MPU_DIV[2:0] and can be set to MCK x 2-(MPU_DIV+2) , where MPU_DIV[2:0] may vary from 0 to 4. The 71M654xT $V_{V3P3SYS}$ supply current is reduced by reducing the MPU clock frequency. When the ICE_E pin is high, the circuit also generates the 9.83MHz clock for use by the emulator.

The two general-purpose counter/timers contained in the MPU are clocked by CKMPU.

The PLL is only turned off in SLP mode.

Table 10. Flash Banks

FLSH_BANK[1:0]	ADDRESS RANGE FOR LOWER BANK (0x0000–0x7FFF)	ADDRESS RANGE FOR UPPER BANK (0x8000-0x7FFF)
00	0x0000-0x7FFF	0x0000-0x7FFF
01	0x0000-0x7FFF	0x8000-0x7FFF
10	0x0000-0x7FFF	0x10000-0x17FFFF
11	0x0000-0x7FFF	0x18000-0x1FFFF

When the part is waking up from SLP or LCD modes, the PLL is turned on in 6.29MHz mode, and the PLL frequency is not be accurate until the PLL_OK flag becomes active. Due to potential overshoot, the MPU should not change the value of PLL_FAST until PLL_OK is true.

Real-Time Clock (RTC)

The real-time clock is driven directly by the crystal oscillator and is powered by either the $V_{V3P3SYS}$ pin or the V_{BAT_RTC} pin, depending on the V3OK internal bit. The RTC consists of a counter chain and a set of output registers. The counter chain consists of registers for seconds, minutes, hours, day of week, day of month, month, and year. The chain registers are supported by a shadow register that facilitates read and write operations.

RTC Trimming

The RTC accuracy can be trimmed by means of a digital trimming mechanism that affects only the RTC. Either or both of these adjustment mechanisms can be used to trim the RTC.

The 71M6543FT/HT/GT/GHT can also be configured to regularly measure die temperature, including in SLP and LCD modes and while the MPU is halted. If enabled, the temperature information is automatically used to correct for the temperature variation of the crystal. A quadratic equation is used to compute the temperature correction factors.

The temperature is passed both to the quadratic calculation block and to a range check block. If the temperature exceeds the limits established in the SMIN, SMAX and SFILT registers when a range checking is enabled, a WAKE or an INTERRUPT event is posted.

The quadratic calculation block computes the position on the inverse parabolic curve that is characteristic for tuning fork crystals based on the known and T_0 values for the crystal (these are published by the crystal manufacturer and are relatively consistent for a particular crystal type). Finally, the absolute frequency error is added or subtracted from the computed value, and the final result is used to compensate the frequency of the crystal.

RTC Interrupts

The RTC generates interrupts each second and each minute. These interrupts are called RTC_1SEC and RTC_1MIN. In addition, the RTC functions as an alarm clock by generating an interrupt when the minutes and hours registers both equal their respective target counts as defined in the alarm registers. The alarm clock inter-

rupt is called RTC_T. All three interrupts appear in the MPU's external interrupt 6.

Temperature Sensor

The 71M654xT includes an on-chip temperature sensor for determining the temperature of its bandgap reference. The primary use of the temperature data is to determine the magnitude of compensation required to offset the thermal drift in the system for the compensation of current, voltage and energy measurement and the RTC. See the *Metrology Temperature Compensation*.

The 71M654xT uses a dual-slope temperature measurement technique that is operational in SLP and LCD mode, as well as BRN and MSN modes. This means that the temperature sensor can be used to compensate for the frequency variation of the crystal, even in SLP mode while the MPU is halted.

In MSN and BRN modes, the temperature sensor is awakened on command from the MPU by setting the TEMP_START control bit. The MPU must wait for the TEMP_START bit to clear before reading STEMP[15:0] and before setting the TEMP_START bit once again. In SLP and LCD modes, it is awakened at a regular rate set by TEMP_PER[2:0].

The result of the temperature measurement can be read from STEMP[15:0]. Typically, only eleven bits are significant, the remaining high-order bits reflecting the sign of the temperature relative to 0C.

Battery Monitor

The 71M654xT temperature measurement circuit can also monitor the batteries at the V_{BAT} and V_{BAT_RTC} pins. The battery to be tested (i.e., V_{BAT} or V_{BAT_RTC} pin) is selected by TEMP_BSEL.

When TEMP_BAT is set, a battery measurement is performed as part of each temperature measurement. The value of the battery reading is stored in register BSENSE[7:0]. The battery voltage can be calculated by using the formula in the <u>BATTERY MONITOR</u> section of the electrical characteristics table.

In MSN mode, a 100µA de-passivation load can be applied to the selected battery (i.e., selected by the TEMP_BSEL bit) by setting the BCURR bit. Battery impedance can be measured by taking a battery measurement with and without BCURR. Regardless of the BCURR bit setting, the battery load is never applied in BRN, LCD, and SLP modes.

Digital I/O and LCD Segment Drivers

The 71M6543FT/HT/GT/GHT combines most DIO pins with LCD segment drivers. Each SEG/DIO pin can be configured as a DIO pin or as a segment (SEG) driver pin.

On reset or power-up, all DIO pins are DIO inputs until they are configured as desired under MPU control. The pin function can be configured by the I/O RAM registers LCD_MAPn. Setting the bit corresponding to the pin in LCD_MAPn to 1 configures the pin for LCD, setting LCD_MAPn to 0 configures it for DIO.

Once a pin is configured as DIO, it can be configured independently as an input or output. The PB pin is a dedicated digital input and is not part of the SEGDIO system.

Some pins (SEGDIO2 through SEGDIO11 and PB) can be routed to internal logic such as the interrupt controller or a timer channel. This routing is independent of the direction of the pin, so that outputs can be configured to cause an interrupt or start a timer.

A total of 32 combined SEG/DIO pins plus 5 SEG outputs are available for the 71M6543FT/HT/GT/GHT. These pins can be categorized as follows:

17 combined SEG/DIO segment pins:

- SEGDIO4...SEGDIO5 (2 pins)
- SEGDIO9...SEGDIO14 (6 pins)
- SEGDIO19...SEGDIO25 (7 pins)
- SEGDIO44...SEGDIO45 (2 pins)

15 combined SEG/DIO segment pins shared with other functions:

- SEGDIO0/WPULSE, SEGDIO1/VPULSE (2 pins)
- SEGDIO2/SDCK, SEGDIO3/SDATA (2 pins)
- SEGDIO6/XPULSE, SEGDIO7/YPULSE (2 pins)
- SEGDIO8/DI (1 pin)
- SEGDIO26/COM5, SEGDIO27/COM4 (2 pins)
- SEGDIO36/SPI_CSZ...SEGDIO39/SPI_CKI (4 pins)
- SEGDIO51/OPT_TX, SEGDIO55/OPT_RX (2 pins)

5 dedicated SEG segment pins are available:

- ICE Inteface pins: SEG48/E_RXTX, SEG49/E_TCLK, SEG50/E_RST (3 pins)
- Test Port pins: SEG46/TMUX2OUT, SEG47/TMUXOUT (2 pins)

There are four dedicated common segment outputs (COM0...COM3) plus the two additional shared common segment outputs that are listed under combined SEG/DIO shared pins (SEGDIO26/COM5, SEGDIO27/COM4).

Thus, in a configuration where none of these pins are used as DIOs, there can be up to 37 LCD segment pins with 4 commons, or 35 LCD segment pins with 6 commons. And in a configuration where LCD segment pins are not used, there can be up to 32 DIO pins.

LCD Drivers

The LCD drivers are grouped into up to six commons (COM0 – COM5) and up to 56 segment drivers. The LCD interface is flexible and can drive 7-segment digits, 14-segments digits or annunciator symbols.

LCD voltage can be taken from the V_{LCD} pin or the $V_{V3P3SYS}$ pin. A contrast DAC regulates V_{LCD} from either V_{BAT} or $V_{V3P3SYS}$.

The LCD system has the ability to drive up to six segments per SEG driver. If the display is configured with six back planes, the 6-way multiplexing minimizes the number of SEG pins required to drive a display. This maximizes the number of DIO pins available to the application. If 5-state multiplexing is selected, SEGDIO27 is converted to COM4. If 6-state multiplexing is selected, SEGDIO26 is converted to COM5.

The LCD_ON and LCD_BLANK bits are an easy way to either blank the LCD display or to turn all segments on. Neither bit affects the contents of the LCD data stored in the LCDSEG_DIO[] registers. In comparison, LCD_RST (I/O RAM 0x240C[2]) clears all LCD data to zero. LCD_RST affects only pins that are configured as LCD.

The LCD can be driven in static, ½ bias, and bias modes. Note that COM pins that are not required in a specific mode maintain a 'segment off' state rather than GND, VCC, or high impedance.

The segment drivers SEGDIO22 and SEGDIO23 can be configured to blink at either 0.5 Hz or 1 Hz. The blink rate is controlled by LCD_Y. There can be up to six segments connected to each of these driver pins. The I/O RAM fields LCD_BLKMAP22[5:0] and LCD_BLKMAP23[5:0] identify which pixels, if any, are to blink. LCD_BLKMAP22[5:0] and LCD_BLKMAP23[5:0] are nonvolatile.

The LCD bias may be compensated for temperature using the LCD_DAC[4:0] field. The bias may be adjusted from 1.4 V below the 3.3 V supply ($V_{V3P3SYS}$ in MSN mode and V_{BAT} in BRN and LCD modes). When the LCD_DAC[4:0] field is set to 000, the DAC is bypassed and powered down. This can be used to reduce current in LCD mode.

The 71M6543FT/HT/GT/GHT has 56 LCD driver pins available, and can drive up to 336 segments.




Figure 6. Typical LCD Waveforms

Square Wave Output

The 71M654xT includes a square wave generator that can be configured to present a square wave on the SEGDIO15 pin. This square wave can be used as a clock to drive other devices and peripherals.

The output is enabled by setting the OUT_SQE bit. The output frequency can then be selected by setting the OUT_SQ[1:0] bits.

EEPROM Interface

The 71M654xT provides hardware support for both two-pin (I²C) and three-wire (MICROWIRE) EEPROMs.

Two-Pin EEPROM Interface

The two-pin serial interface is multiplexed onto the SEGDIO2 (SDCK) and SEGDIO3 (SDATA) pins. Configure the interface for two-pin mode by setting DIO_EEX[1:0] = 01. The MPU communicates with the interface through the SFR registers EEDATA and EECTRL. To write a byte of data to the EEPROM the MPU places the data in EEDATA and then writes the Transmit code to EECTRL. This initiates the transmit operation which is finished when the BUSY bit falls. INT5 is also asserted when BUSY falls. The MPU can then check the RX_ACK bit to see if the EEPROM acknowledged the transmission.

A byte is read by writing the Receive command to EECTRL and waiting for the BUSY bit to fall. Upon completion, the received data is in EEDATA. The serial transmit and receive clock is 78kHz during each transmission, and then holds in a high state until the next transmission.

The two-pin interface handles protocol details. The MPU can command the interface to issue a start, a repeated start and a stop condition, and it can manage the transmitted ACK status as well.

Three-Wire EEPROM Interface

The three-wire interface supports standard MICROWIRE (single data pin with clock and select pins) or a subset of SPI (separate DI and DO pins with clock and select pins). MICROWIRE is selected by setting DIO_EEX[1:0] = 10. In this mode, EECTRL selects whether the interface is sending or receiving, and eight bits of data are transferred in each transaction. In this configuration, SEGDIO2 is configured for clock, and SEGDIO3 is configured for data.

When separate DI/DO pins are selected (DIO_EEX[1:0] = 11) the interface operates as a subset of SPI. Only SPI modes 0 or 3 are supported. In this configuration, SEGDIO3 is DO and SEGDIO8 is DI.

UART

The 71M6543FT/HT/GT/GHT include a UART (UART0) that can be programmed to communicate with a variety of AMR modules and other external devices. A second UART (UART1) is connected to the optical port.

The 80515 only supports two UARTs, but meters occasionally need three. The 71M654xT tries to help in two ways.

First, as shown in <u>Figure 7</u>, the 71M654xT can be configured to switch the optical UART to DIOs 5 and 17 by setting UMUX_SEL (I/O RAM 0x2456[4]) to 1. This is useful when a conventional UART can appear by command at different pins. The DIOs must not be configured as LCD outputs.

Also, as shown in Figure 7, the 71M654xT can also be configured to drive the opti7al UART with DIO signal in a bit banged configuration. When control bit OPT_BB (I/O RAM 0x2022[0]) is set, the optical port is driven by DIO5 and the SEGDIO5 pin is driven by UART1_TX. This configuration is typically used when the two dedicated UARTs must be connected to high speed clients and a slower optical UART is permissible.

SPI Slave Port

The SPI slave port communicates directly with the MPU data bus and is able to read and write Data RAM and I/O RAM locations. It is also able to send commands to the MPU. The interface to the slave port consists of the SPI_CSZ, SPI_CKI, SPI_DI and SPI_DO pins. These pins are multiplexed with the combined DIO/LCD segment driver pins SEGDIO36 to SEGDIO39.

Additionally, the SPI interface allows flash memory to be read and to be programmed. To facilitate flash programming, cycling power or asserting RESET causes the SPI port pins to default to SPI mode. The SPI port is disabled by clearing the SPI E bit.

Possible applications for the SPI interface are:

- An external host reads data from CE locations to obtain metering information. This can be used in applications where the 71M654xT function as a smart front-end with preprocessing capability. Since the addresses are in 16-bit format, any type of XRAM data can be accessed: CE, MPU, I/O RAM, but not SFRs or the 80515-internal register bank.
- A communication link can be established via the SPI interface: By writing into MPU memory locations, the external host can initiate and control processes in the 71M654xT MPU. Writing to a CE or MPU location normally generates an interrupt, a function that can be




Figure 7. Optical Interface (UART1)

used to signal to the MPU that the byte that had just been written by the external host must be read and processed. Data can also be inserted by the external host without generating an interrupt.

- An external DSP can access front-end data generated by the ADC. This mode of operation uses the 71M654xT as an analog front-end (AFE).
- Flash programming by the external host (SPI Flash Mode).

SPI Safe Mode

Sometimes it is desirable to prevent the SPI interface from writing to arbitrary RAM locations and thus disturbing MPU and CE operation. This is especially true in AFE applications. For this reason, the SPI SAFE mode was created. In SPI SAFE mode, SPI write operations are disabled except for a 16 byte transfer region at address 0x400 to 0x40F. If the SPI host needs to write to other addresses, it must use the SPI_CMD register to request the write operation from the MPU. SPI SAFE mode is enabled by the SPI_SAFE bit.

SPI Flash Mode (SFM)

In normal operation, the SPI slave interface cannot read or write the flash memory. However, the 71M6543FT/HT/GT/GHT supports a SPI flash mode (SFM) which facilitates initial programming of the flash memory. When in SFM mode, the SPI can erase, read, and write the flash memory. Other memory elements such as XRAM and I/O RAM are not accessible in this mode. In order to protect the flash contents, several operations are required before the SFM mode is successfully invoked.

In SFM mode, n byte reads and dual-byte writes to flash memory are supported. Since the flash write operation is always based on a two-byte word, the initial address must always be even. Data is written to the 16-bit flash memory bus after the odd word is written.

While operating in SPI flash mode (SFM), SPI single-byte transacations are used to wrtie FLSH_BANK[1:0]. During

an SPI single-byte transaction, SPI_CMD[1:0] overwrites the contents of FLSH_BANK[1:0]. This allows access to the entire 128KB flash memory while operating in SFM on the 71M6543GT/GHT.

In SFM mode, the MPU is completely halted. The 71M6543FT/HT/GT/GHT must be reset by the WD timer or by the RESET pin in order to exit SFM mode.

If the SPI port is used for code updates (in lieu of a programmer that uses the ICE port), then a code that disables the flash access through SPI can potentially lock out flash program updates.

Hardware Watchdog Timer

An independent, robust, fixed-duration, watchdog timer (WDT) is included in the 71M6543FT/HT/GT/GHT. It uses the RTC crystal oscillator as its time base and must be refreshed by the MPU firmware at least every 1.5 seconds. When not refreshed on time, the WDT overflows and the part is reset as if the RESET pin were pulled high, except that the I/O RAM bits are in the same state as after a wake-up from SLP or LCD modes. After 4100 CK32 cycles (or 125 ms) following the WDT overflow, the MPU is launched from program address 0x0000.

The watchdog timer is also reset when the internal signal WAKE = 0.

Test Ports

Two independent multiplexers allow the selection of internal analog and digital signals for the TMUXOUT and TMUX2OUT pins. These pins are multiplexed with the SEG47 and SEG46 function. In order to function as test pins, LCD_MAP[46] and LCD_MAP[47] must be 0. See Table 11.

The TMUXOUT and TMUX2OUT pins may be used for diagnostics purposes during the product development cycle or in the production test. The RTC 1-second output may be used to calibrate the crystal oscillator. The RTC 4-second output provides higher precision for RTC calibration. RTCLK may also be used to calibrate the RTC.

Table 11. Test Ports

TMUX[5:0]	SIGNAL NAME	DESCRIPTION
1	RTCLK	32.768 kHz clock waveform
9	WD_RST	Indicates when the MPU has reset the watchdog timer. Can be monitored to determine spare time in the watchdog timer.
А	CKMPU	MPU clock
D	V3AOK bit	Indicates that the V3P3A pin voltage is 3.0 V. The V3P3A and V3P3SYS pins are expected to be tied together at the PCB level. The 71M6543 monitors the V3P3A pin voltage only.
E	V3OK bit	Indicates that the V3P3A pin voltage is 2.8 V. The V3P3A and V3P3SYS pins are expected to be tied together at the PCB level. The 71M654 monitors the V3P3A pin voltage only.
1B	MUX_SYNC	Internal multiplexer frame SYNC signal.
1C	CE_BUSY interrupt	
1D	CE_XFER interrupt	
1F	RTM output from CE	

Note: All TMUX[5:0] values that are not shown are reserved.

TMUX2[4:0]	SIGNAL NAME	DESCRIPTION
0	WD_OVF	Indicates when the watchdog timer has expired (overflowed).
1	PULSE_1S	One-second pulse with 25% duty cycle. This signal can be used to measure the deviation of the RTC from an ideal 1-second interval. Multiple cycles should be averaged together to f lter out jitter.
2	PULSE_4S	Four-second pulse with 25% duty cycle. This signal can be used to measure the deviation of the RTC from an ideal 4-second interval. Multiple cycles should be averaged together to f lter out jitter. This pulse provides a more precise measurement than the 1-second pulse.
3	RTCLK	32.768 kHz clock waveform
8	SPARE[1] bit – <i>I/O RAM</i> 0x2704[1]	Copies the value of the bit stored in 0x2704[1]. For general purpose use.
9	SPARE[2] bit – <i>I/O RAM</i> 0x2704[2]	Copies the value of the bit stored in 0x2704[2]. For general purpose use.
А	WAKE	Indicates when a WAKE event has occurred.
В	MUX_SYNC	Internal multiplexer frame SYNC signal.
С	MCK	
E	GNDD	Digital GND. Use this signal to make the TMUX2OUT pin static.

Table 11. Test Ports (continued)

TMUX[5:0]	SIGNAL NAME	DESCRIPTION
1	RTCLK	32.768 kHz clock waveform
12	INTO – DIG I/O	
13	INT1 – DIG I/O	
14	INT2 – CE_PULSE	
15	INT3 - CE_BUSY	Interrupts
16	INT4 - VSTAT	
17	INT5 – EEPROM/SPI	
18	INT6 – XFER, RTC	
1F	RTM_CK (f ash)	

Note: All TMUX2[4:0] values which are not shown are reserved.

Functional Description

Theory of Operation

The energy delivered by a power source into a load can be expressed as:

$$E = \int_{0}^{t} V(t)I(t)dt$$

Assuming phase angles are constant, the following formulae apply:

- P = Real Energy [Wh] = V x A x cos () x t
- Q = Reactive Energy [VARh] = V x A x sin () x t
- S = Apparent Energy [VAh] = $\sqrt{P^2 + Q^2}$

For a practical meter, not only voltage and current amplitudes, but also phase angles and harmonic content may change constantly. Thus, simple RMS measurements are inherently inaccurate. The 71M654xT, however, functions by emulating the integral operation above by processing current and voltage samples at a constant rate. As long as the ADC resolution is high enough and the sample frequency is beyond the harmonic range of interest, the current and voltage samples, multiplied by the sample period yield an accurate value for the instantaneous energy. Summing the instantaneous energy quantities over time provides accurate results for accumulated energy.

The application of 240V AC and 100A results in an accumulation of 480Ws (= 0.133 Wh) over the 20ms period, as indicated by the accumulated power curve. The described sampling method works reliably, even in the presence of dynamic phase shift and harmonic distortion.

Battery Modes

The 71M654xT can operate in one of four power modes: mission (MSN), brownout (BRN), sleep (SLP), or LCD-only (LCD) mode.

Shortly after system power ($V_{V3P3SYS}$) is applied, the part is in mission mode. MSN mode means that the part is operating with system power and that the internal PLL is stable. This mode is the normal operating mode where the part is capable of measuring energy.

When system power is not available, the 71M654xT is in one of three battery modes: BRN, SLP or LCD.

An internal comparator monitors the voltage at the V_{V3P3A} pin (note that V_{V3P3SYS} and V_{V3P3A} are typically connected together at the PCB level). When the V_{V3P3A} dc voltage drops below 2.8 VDC, the comparator resets an internal power status bit called V3OK. As soon as system power is removed and V3OK = 0, the 71M654xT switches to battery power (V_{BAT} pin), notifies the MPU by issuing an interrupt and updates the VSTAT[2:0] register. The MPU continues to execute code when the system transitions from MSN to BRN mode. Depending on the MPU code, the MPU can choose to stay in BRN mode, or transition to LCD or to SLP mode. BRN mode is similar to MSN mode except that resources powered by V_{V3P3A} power, such as the ADC are inaccurate. In BRN mode the CE continues to run and should be turned off to conserve VBAT power. Also, the PLL continues to function at the same frequency as in MSN mode and its frequency should be reduced to save power.




Figure 8. Waveforms Comparing Voltage, Current, Energy per Interval, and Accumulated Energy

When system power is restored, the 71M654xT automatically transitions from any of the battery modes (BRN, LCD, SLP) back to MSN mode, switches back to using system power (V_{V3P3SYS}, V_{V3P3A}), issues an interrupt and updates VSTAT[1:0]. The MPU software should restore MSN mode operation by issuing a soft reset to restore system settings to values appropriate for MSN mode.

Transitions from both LCD and SLP mode to BRN mode can be initiated by the following events:

- 1) Wake-up timer timeout.
- 2) Pushbutton (PB) is activated.
- 3) A rising edge on SEGDIO4, SEGDIO52, or SEGDIO55.
- 4) Activity on the RX or OPT_RX pins.

Brownout Mode

In BRN mode, most nonmetering digital functions are active including ICE, UART, EEPROM, LCD and RTC. In BRN mode, the PLL continues to function at the same fre-

quency as MSN mode. It is up to the MPU to reduce the PLL frequency or the MPU frequency in order to minimize power consumption.

From BRN mode, the MPU can choose to enter LCD or SLP modes. When system power is restored while the 71M654xT is in BRN mode, the part automatically transitions to MSN mode.

LCD Only Mode

LCD mode may be commanded by the MPU at any time by setting the LCD_ONLY control bit. However, it is recommended that the LCD_ONLY control bit be set by the MPU only after the 71M654xT has entered BRN mode. For example, if the 71M654xT is in MSN mode when LCD_ONLY is set, the duration of LCD mode is very brief and the 71M654xT immediately wakes.

In LCD mode, V_{V3P3D} is disabled, thus removing all current leakage from the V_{BAT} pin. Before asserting LCD_ONLY mode, it is recommended that the MPU minimize PLL current by reducing the output frequency of the PLL to 6.2MHz (i.e., write PLL_FAST = 0).

In LCD mode, the data contained in the LCD_SEG registers is displayed using the segment driver pins. Up to two LCD segments connected to the pins SEGDIO22 and SEGDIO23 can be made to blink without the involvement of the MPU, which is disabled in LCD mode. To minimize battery power consumption, only segments that are used should be enabled.

After the transition from LCD mode to MSN or BRN mode, the PC (Program Counter) is at 0x0000, the XRAM is in an undefined state, and configuration I/O RAM bits are reset (see <u>Table 12</u>) for I/O RAM state upon wake). The data stored in nonvolatile I/O RAM locations is preserved in LCD mode (the shaded locations in <u>Table 12</u> are nonvolatile).

Sleep Mode

When the $V_{V3P3SYS}$ pin voltage drops below 2.8 VDC, the 71M654xT enters BRN mode and the V_{V3P3D} pin obtains power from the V_{BAT} pin instead of the $V_{V3P3SYS}$ pin. Once in BRN mode, the MPU may invoke SLP mode by setting the SLEEP bit. The purpose of SLP mode is to

consume the least amount power while still maintaining the real time clock, temperature compensation of the RTC, and the nonvolatile portions of the I/O RAM.

In SLP mode, the V_{V3P3D} pin is disconnected, removing all sources of current leakage from the V_{BAT} pin. The nonvolatile I/O RAM locations and the SLP mode functions, such as the temperature sensor, oscillator, RTC, and the RTC temperature compensation are powered by the V_{BAT_RTC} pin. SLP mode can be exited only by a system power-up event or one of the wake methods.

If the SLEEP bit is asserted when $V_{V3P3SYS}$ pin power is present (i.e., while in MSN mode), the 71M654xT enters SLP mode, resetting the internal WAKE signal, at which point the 71M654xT begins the standard wake from sleep procedures.

When power is restored to the $V_{V3P3SYS}$ pin, the 71M654xT transitions from SLP mode to MSN mode and the MPU PC (Program Counter) is initialized to 0x0000. At this point, the XRAM is in an undefined state, but nonvolatile I/O RAM locations are preserved.




Figure 9. Typical Voltage Sense Circuit Using Resistive Divider




Figure 10. Typical Current-Sense Circuit Using Current Transformer in a Single-Ended Configuration




Figure 11. Typical Current-Sense Circuit Using Current Transformer in a Differential Configuration




Figure 12. Typical Current-Sense Circuit Using Shunt in a Differential Configuration




Figure 13. 71M6543FT/HT/GT/GHT Typical Operating Circuit Using Locally Connected Sensors




Figure 14. 71M6543FT/HT/GT/GHT Typical Operating Circuit Using Remote Neutral Current Sensor

Applications Information

Connecting 5V Devices

All digital input pins of the 71M654xT are compatible with external 5V devices. I/O pins configured as inputs do not require current-limiting resistors when they are connected to external 5V devices.

Direct Connection of Sensors

The 71M654xT supports direct connection of current transformer and shunt-fed sensors.

Using the 71M6543FT/HT/GT/GHT with Local Sensors

The 71M6543FT/HT/GT/GHT can be configured to operate with locally connected current sensors. All current inputs are connected to a current transformer (CT) and are therefore isolated. This configuration implements a polyphase measurement with tamper-detection using one current sensor to measure the neutral current. For best performance, all current sensor inputs are configured for differential mode.

Using the 71M6543FT/HT/GT/GHT with Remote Sensors

The 71M6543FT/HT/GT/GHT can be configured to operate with 71M6x03 remote sensor interfaces and current shunts. This configuration implements a polyphase measurement with tamper-detection. For best performance, the IADC0-IADC1 current sensor input is configured for differential mode (DIFFA_E = 1). The outputs of the 71M6x03 isolated sensor interface are routed through a pulse transformer, which is connected to the current input pins (IADC2-IADC7). The current input pins (IADC2-IADC7) must be configured for remote sensor communication (i.e., RMT_E = 1).

Metrology Temperature Compensation

Since the V_{REF} bandgap amplifier is chopper-stabilized the DC offset voltage (the most significant long-term drift mechanism in bandgap voltage references) is automatically removed by the chopper circuit. Both the 71M654xT and the 71M6x03 feature chopper circuits for their respective V_{REF} voltage reference. V_{REF} is trimmed to a target value of 1.195V during the device manufacturing process and the result of the trim stored in nonvolatile fuses.

For the 71M654xT device (Q0.5% energy accuracy), the TRIMT[7:0] value can be read by the MPU during initialization in order to calculate parabolic temperature compensation coefficients suitable for each individual 71M654xT device. The resulting temperature coefficient for V_{RFF} in the 71M654xT is ±40 ppm/°C.

By using the trim information in the TRIMT register and the sensed temperature, a gain adjustment for the sensor can be computed. See the 71M6543FT/HT/GT/GHT User's Guide for more information about compensating sensors for temperature variations.

Connecting I²C EEPROMs

I²C EEPROMs or other I²C compatible devices should be connected to the DIO pins SEGDIO2 and SEGDIO3.

Pullup resistors of roughly 10k to V_{V3P3D} (to ensure operation in BRN mode) should be used for both SDCK and SDATA signals. The DIO_EEX[1:0] field in I/O RAM must be set to 01 in order to convert the DIO pins SEGDIO2 and SEGDIO3 to I²C pins SDCK and SDATA.

Connecting Three-Wire EEPROMs

MICROWIRE EEPROMs and other compatible devices should be connected to the DIO pins SEGDIO2/SDCK and SEGDIO3/SDATA.

UARTO

The UART0 RX pin should be pulled down by a 10k resistor and additionally protected by a 100pF ceramic capacitor.

Optical Interface

The OPT_TX and OPT_RX pins can be used for a regular serial interface (by connecting a RS_232 transceiver for example), or they can be used to directly operate optical components (for example, an infrared diode and phototransistor implementing a FLAG interface). Figure 16 shows the basic connections for UART1. The OPT_TX pin becomes active when the I/O RAM control field OPT_TXE (I/O RAM 0x2456[3:2]) is set to 00.

The polarity of the OPT_TX and OPT_RX pins can be inverted with the configuration bits, OPT_TXINV and OPT_RXINV, respectively.

The OPT_TX output may be modulated at 38kHz when system power is present. Modulation is not available in BRN mode. The OPT_TXMOD bit enables modulation. The duty cycle is controlled by OPT_FDC[1:0], which can select 50%, 25%, 12.5%, and 6.25% duty cycle. A 6.25% duty cycle means OPT_TX is low for 6.25% of the period. The OPT_RX pin uses digital signal thresholds. It may need an analog filter when receiving modulated optical signals.

With modulation, an optical emitter can be operated at higher current than nominal, enabling it to increase the distance along the optical path.

If operation in BRN mode is desired, the external components should be connected to V_{V3P3D} . However, it is recommended to limit the current to a few mA.

Reset

Even though a functional meter does not necessarily need a reset switch, it is useful to have a reset push-button for prototyping. The RESET signal may be sourced from V_{V3P3SYS} (functional in MSN mode only), V_{V3P3D} (MSN and BRN modes), or V_{BAT} (all modes, if a battery is present), or from a combination of these sources, depending on the application. RESET causes the CPU to restart and returns all IO RAM values to their default values.

For a production meter, the RESET pin should be protected by the external components. R1 should be in the range of 100 and mounted as closely as possible to the IC.




Figure 15. Typical I²C Operating Circuit




Figure 16. Typical UART Operating Circuit

Emulator Port Pins

Even when the emulator is not used, small shunt capacitors to ground (22pF) should be used for protection from EMI. Production boards should have the ICE_E pin connected to ground.

MPU Firmware Library

All application-specific MPU functions are featured in the demonstration C source code supplied by Silergy. The code is available as part of the Demonstration Kit for the 71M6543FT/GT/GHT. The Demonstration Kit comes programmed with demo firmware and mounted on a functional sample meter Demo Board. The Demo Boards allow for quick and efficient evaluation of the IC without having to write firmware or having to supply an in-circuit emulator (ICE). Contact Silergy for information on price and availability of demonstrati




Figure 18. Optical Interface Typical Operating Circuit




Figure 19. Typical Emulator Connections




Figure 17. Typical Reset Circuits

Table 12. I/O RAM Locations in Numerical Order

NAME	ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
CE6	2000		EQU[2:0]		U	CHOP	E[1:0]	RTM_E	CE_E
CE5	2001	U	U	U			UM_SAMPS[12:8		, , , , , ,
CE4	2002	<u> </u>			SUM SA	.MPS[7:0]			
CE3	2003	U		CF LCTN		3GT/GHT, CE_LCT	N[5:0] for 71M65	543FT/HT	
CE2	2004					WIDTH[7:0]			
CE1	2005					RVAL[7:0]			
CE0	2006	DIFF6_E	DIFF4_E	DIFF2_E	DIFF0_E	RFLY_DIS	FIR I I	EN[1:0]	PLS_INV
RCE0	2007		PR[1:0]	RMT6_E	RMT4_E	RMT2_E	R	R	R
RTMUX	2008	U	1([1.0]	TMUXRB[2:0]	1 100111_2	U	- IX	TMUXRA[2:0]	TX.
Reserved	2009	U	U	R	U	U	U	l)	U
MUX5	200A	0		DIV[3:0]			MUX1		
MUX4	200A			9_SEL			MUX		,
MUX3	200C			7_SEL 7_SEL			MUX	-	
MUX2	200D			7_SEL 5_SEL			MUX4		,
MUX1	200E			3_SEL 3_SEL			MUX2	-	
MUX0	200E			3_3EE 1_SEL			MUX		
TEMP	2010	TEMP_BSEL	TEMP_PWR	OSC_COMP	TEMP_BAT	U	WOX	TEMP PER[2:0]	
LCD0	2010	LCD_E	I EIVIP_PVK	LCD_MODE[2:0]	TEIVIP_DAT	LCD_ALLCOM	LCD_Y		LK[1:0]
LCD0	2011		L ODE[1:0]	LCD_IVIODE[2.0]		LCD_ALLCOM		LCD_C	LN[1.0]
LCD1	2012	LCD_VIVI							
		LCD_BAT	R		LCD MA	LCD_BLNKN	//AP22[5:U]		
LCD_MAP6	2014					AP[55:48]			
LCD_MAP5	2015				LCD_MA				
LCD_MAP4	2016					AP[39:32]			
LCD_MAP3	2017				LCD_MA				
LCD_MAP2	2018				LCD_MA				
LCD_MAP1	2019					AP[15:8]			
LCD_MAP0	201A				LCD_N			0.0.0000.01	
DIO_R5	201B	U	U	U U	U	U		DIO_RPB[2:0]	,
DIO_R4	201C	U	DIO DO[0 0]	DIO_R11[2:0]	I	U	DIO DO[0 0]	DIO_R10[2:0]	1
DIO_R3	201D	U	DIO_R9[2:0]			U	DIO_R8[2:0]		
DIO_R2	201E	U	DIO_R7[2:0]			U	DIO_R6[2:0]		
DIO_R1	201F	U	DIO_R5[2:0]			U	DIO_R4[2:0]		
DIO_R0	2020	U	DIO_R3[2:0]			U	DIO_R2[2:0]	007 7/4400	0.57 7/41/4
DIO0	2021		EX[1:0]	U	U	OPT_T		OPT_TXMOD	OPT_TXINV
DIO1	2022	DIO_PW	DIO_PV	OPT_FE		U	OPT_RXDIS	OPT_RXINV	OPT_BB
DIO2	2023	DIO_PX	DIO_PY	U	U	U	U	U	U
INT1_E	2024	EX_EEX	EX_XPULSE	EX_YPULSE	EX_RTCT	EX_TCTEMP	EX_RTC1M	EX_RTC1S	EX_XFER
INT2_E	2025	EX_SPI	EX_WPULSE	EX_VPULSE	EM SY	EW/ 22	EW 2:24	FIM BIOSOF	EW DIGES
WAKE_E	2026	U	EW_TEMP	U	EW_RX	EW_PB	EW_DIO4	EW_DIO52 [†]	EW_DIO55
SFMM	2080					PI slave port only)			
SFMS	2081				SFMS[7:0] (via S	PI slave port only)			
CE AND ADO						T.			
MUX5	2100			DIV[3:0]			MUX10_		
MUX4	2101		- -	SEL[3:0]			MUX8_S		
MUX3	2102			SEL[3:0]		-	MUX6_S		
MUX2	2103			SEL[3:0]		-	MUX4_S		
MUX1	2104			SEL[3:0]			MUX2_S		
MUX0	2105			SEL[3:0]		-	MUX0_S	1	Т
CE6	2106		EQU[2:0]		U	CHOP_		RTM_E	CE_E
CE5	2107	U	U	U		S	UM_SAMPS[12:8	B]	
CE4	2108		ı		SUM_SA	MPS[7:0]			
CE3	2109	U		CE_LCTN	I[6:0] for 71M654	3GT/GHT, CE_LCT	N[5:0] for 71M65	43FT/HT	,

Table 12. I/O RAM Locations in Numerical Order (continued)

NAME	ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
CE2	210A		•		PLS MAX\	VIDTH[7:0]		•	
CE1	210B					RVAL[7:0]			
CE0	210C	R	R	DIFFB_E	DIFFA_E	RFLY_DIS	FIR_LEN[1:0]	PLS_INV	CE0
RTM0	210D	U	U	U	U	U	U	RTMC	
RTM0	210E					D[7:0]	-		.[]
RTM1	210F					1[7:0]			
RTM2	2110					2[7:0]			
RTM3	2111					3[7:0]			
FIR_EXT	2112	U	U	U	U		SLOT_E	XT[3:0]	
CLOCK GEN					-			[]	
CKGN	2200		SQ[1:0]	ADC_DIV	PLL_FAST	RESET		MPU_DIV[2:0]	
V _{REF} TRIM I							•		
TRIMT	2309				TRIM	T[7:0]			
LCD/DIO									
LCD0	2400	LCD_E		LCD_MODE[2:0]		LCD_ALLCOM	LCD_Y	LCD_C	LK[1:0]
LCD1	2401	LCD_VM	DDF[1:0]			LCD_BLNK			[]
LCD2	2402	LCD_BAT	R			LCD_BLNKN			
LCD_MAP6	2405				LCD_MA				
LCD_MAP5	2406					AP[47:40]			
LCD_MAP4	2407					NP[39:32]			
LCD_MAP3	2408					NP[31:24]			
LCD_MAP2	2409					P[23:16]			
LCD_MAP1	240A					AP[15:8]			
LCD_MAP0	240B				LCD_M				
LCD4	240C	U	U	U	U	U	LCD RST	LCD_BLANK	LCD_ON
LCD_DAC	240D	U	U	U	3		LCD_DAC[4:0]	200_00	200_0.1
SEGDIO0	2410	U	U			LCD_SE			
SEGDIO1	2411	U	U			LCD_SE			
SEGDIO2	2412	U	U			LCD_SE			
SEGDIO3	2413	U	U			LCD_SE			
SEGDIO4	2414	U	U			LCD_SE			
SEGDIO5	2415	U	U			LCD_SE			
SEGDIO6	2416	U	U			LCD_SE			
SEGDIO7	2417	U	U			LCD_SE			
SEGDIO8	2418	U	U			LCD_SE			
SEGDIO9	2419	U	U			LCD_SE	[G9[5:0]		
SEGDIO10	241A	U	U			LCD_SE	G10[5:0]		
SEGDIO11	241B	U	U			LCD_SE			
SEGDIO12	241C	U	U			LCD_SE	G12[5:0]		
SEGDIO13	241D	U	U			LCD_SE	G13[5:0]		
SEGDIO14	241E	U	U			LCD_SE	G14[5:0]		
SEGDIO15	241F	U	U			LCD_SE	G15[5:0]		
SEGDIO16	2420	U	U			LCD_SE			
SEGDIO17	2421	U	U			LCD_SE			
SEGDIO18	2422	U	U			LCD_SE			
SEGDIO19	2423	U	U			LCD_SE	G19[5:0]		
SEGDIO20	2424	U	U			LCD_SE	G20[5:0]		
SEGDIO21	2425	U	U			LCD_SE	G21[5:0]		
SEGDIO22	2426	U	U			LCD_SE			
SEGDIO23	2427	U	U			LCD_SE			
SEGDIO24	2428	U	U			LCD_SE			
SEGDIO25	2429	U	U			LCD_SE			

Table 12. I/O RAM Locations in Numerical Order (continued)

NANAE	ADDR	DIT 7	DIT (DITE	DIT 4	DIT 2	DIT 2	DIT 1	DITO
NAME		BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
SEGDIO26	242A 242B	U	U			LCD_SEC			
SEGDIO27						LCD_SEC			
SEGDIO28	242C	U	U			LCD_SEC			
SEGDIO29	242D	U	U			LCD_SEC			
SEGDIO30	242E	U	U			LCD_SEC			
SEGDIO31	242F	U	U			LCD_SEC			
SEGDIO32	2430	U	U			LCD_SEC			
SEGDIO33	2431	U	U			LCD_SEC			
SEGDIO34	2432	U	U			LCD_SEC			
SEGDIO35	2433	U	U			LCD_SE			
SEGDIO36	2434	U	U			LCD_SEC			
SEGDIO37	2435	U	U			LCD_SE			
SEGDIO38	2436	U	U			LCD_SE			
SEGDIO39	2437	U	U			LCD_SE			
SEGDIO40	2438	U	U			LCD_SE			
SEGDIO41	2439	U	U			LCD_SE			
SEGDIO42	243A	U	U			LCD_SE			
SEGDIO43	243B	U	U			LCD_SE			
SEGDIO44	243C	U	U			LCD_SE	G44[5:0]		
SEGDIO45	243D	U	U			LCD_SE			
SEGDIO46	243E	U	U			LCD_SE			
SEGDIO47	243F	U	U			LCD_SE	G47[5:0]		
SEGDIO48	2440	U	U			LCD_SE	G48[5:0]		
SEGDIO49	2441	U	U			LCD_SE	G49[5:0]		
SEGDIO50	2442	U	U			LCD_SE	G50[5:0]		
SEGDIO51	2443	U	U			LCD_SE			
SEGDIO52	2444	U	U			LCD_SE	G52[5:0]		
SEGDIO53	2445	U	U			LCD_SE	G53[5:0]		
SEGDIO54	2446	U	U			LCD_SE	G54[5:0]		
SEGDIO55	2447	U	U			LCD_SE	G55[5:0]		
DIO_R5	2450	U	U	U	U	U		DIO_RPB[2:0]	
DIO_R4	2451	U		DIO_R11[2:0]		U		DIO_R10[2:0]	
DIO_R3	2452	U		DIO_R9[2:0]		U		DIO_R8[2:0]	
DIO_R2	2453	U		DIO_R7[2:0]		U		DIO_R6[2:0]	
DIO_R1	2454	U		DIO_R5[2:0]		U		DIO_R4[2:0]	
DIO_R0	2455	U		DIO_R3[2:0]		U		DIO_R2[2:0]	
DIO0	2456	DIO_E	EX[1:0]	U	UMUX_SEL	OPT_T	XE[1:0]	OPT_TXMOD	OPT_TXINV
DIO1	2457	DIO_PW	DIO_PV	OPT_FE	DC[1:0]	U	OPT_RXDIS	OPT_RXINV	OPT_TXINV
DIO2	2458	DIO_PX	DIO_PY	U	OUT_SQE	U	U	U	U
NONVOLATI	LE BITS								
TMUX	2502	U	U			TMUX	([5:0]		
TMUX2	2503	U	U	U			TMUX2[4:0]		
TC_A1	2508	U	U	U	U	U	U	TC_A	(9:8]
TC_A2	2509				TC_A	[7:0]			
TC_B1	250A	U	U	U	U		TC_B	[11:8]	
TC_B2	250B				TC_B	[7:0]			
PQMASK	2511	U	U	U	U	U		PQMASK[2:0]	
TSEL	2518	U	U	U	TEMP_SELE		TEMP_S	SEL[3:0]	
TSBASE1	2519	U	U	U	U	U		SBASE[10:8]	
TSBASE2	251A				SBAS	E[7:0]			
TSMAX	251B	U				SMAX[6:0]			
		U				SMIN[6:0]			

Table 12. I/O RAM Locations in Numerical Order (continued)

NAME	ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
TSFILT	251D	U	U	U	U		SFILT	Γ[3:0]	
71M6x03 RE	MOTE IN	ITERFACE							
REMOTE2	2602				RMT_R	D[15:8]			
REMOTE1	2603				RMT_R	RD[7:0]			
RBITS									
INT1_E	2700	EX_EEX	EX_XPULSE	EX_YPULSE	EX_RTCT	EX_TCTEMP	EX_RTC1M	EX_RTC1S	EX_XFER
INT2_E	2701	EX_SPI	EX_WPULSE	EX_VPULSE	U	U	U	U	U
SECURE	2702	_		LOCK[3:0]		R	FLSH_RDE	FLSH_WRE	R
Analog0	2704	VREF_CAL	VREF_DIS	PRE E	ADC_E	BCURR	_	SPARE[2:0]	
INTBITS	2707	U	INT6	INT5	INT4	INT3	INT2	INT1	INT0
FLAG0	SFR E8	IE_EEX	IE_XPULSE	IE_YPULSE	IE_RTCT	IE_TCTEMP	IE_RTC1M	IE_RTC1S	IE_XFER
FLAG1	SFR F8	IE_SPI	IE_WPULSE	IE_VPULSE	U	U	U	U	PB_STATE
STAT	SFR F9	U	U	U	PLL_OK	U		VSTAT[2:0]	. 5_0.7.12
REMOTE0	SFR FC	U	PERR_RD	PERR_WR	TEE_OK	į	RCMD[4:0]	VO1711[2:0]	
SPI1	SFR FD	0	I LIKK_KD	I LIKIK_WIK	SPI_CN	4D[7:0]	ROWD[4.0]		
SPI0	2708				SPI_ST.				
RCE0	2700	CHOE	PR[1:0]	R	R R	RMT_E	R	R	R
RTMUX	270A	U	R R	R	R	U U	I. IX	TMUXRA[2:0]	K
INFO_PG	270A	U	U	U	U	U	U		INICO DO
				-				U	INFO_PG
DIO3	270C	U	U	PORT_E	SPI_E	SPI_SAFE	U	U	U
TNM1	2710	U				EMP_NMAX[14:8]			
TNM2	2711				TEMP_NI	VIAX[7:0]	TEL 10		
TM1	2712	U	U	U	U		TEMP_I	M[11:8]	
TM2	2713				TEMP_				
TNB1	2714				TEMP_NE				
TNB2	2715				TEMP_N	BAT[7:0]			
NV RAM ANI									
NVRAMxx	2800			NVRAM[0] to NVR			0x2800 to 0x287F		
WAKE	2880				WAKE_T				
STEMP1	2881				STEMF				
STEMP0	2882				STEM				
BSENSE	2885		1	Γ	BSENS	SE[7:0]			
PQ2	2886	U	U	U			PQ[20:16]		
PQ1	2887				PQ[1	15:8]			
PQ0	2888		1		PQ[7:0]			
RTC0	2890	RTC_WR	RTC_RD	U	RTC_FAIL	U	U	U	U
RTC2	2892			T	RTC_SE				
RTC3	2893	U	U			RTC_SE			
RTC4	2894	U	U			RTC_MI	N[5:0]		
RTC5	2895	U	U	U			RTC_HR[4:0]		
RTC6	2896	U	U	U	U	U		RTC_DAY[2:0]	
RTC7	2897	U	U	U			RTC_DATE[4:0]		
RTC8	2898	U	U	U	U		RTC_M	10[3:0]	
RTC9	2899				RTC_Y	'R[7:0]			
RTC11	289C	U	U	U	U		TC_C	[11:8]	
RTC12	289D				TC_C	[7:0]			
RTC13	289E	U	U			RTC_TM	IN[5:0]		
RTC14	289F	U	U	U			RTC_THR[4:0]		
TEMP	28A0	TEMP_BSEL	TEMP_PWR	OSC_COMP	TEMP_BAT	TBYTE_BUSY		TEMP_PER[2:0]	
WF1	28B0	WF_CSTART	WF_RST	WF_RSTBIT	WF_OVF	WF_ERST	WF_BADVDD	U	U
WF2	28B1	U	WF_TEMP	WF_TMR	WF_RX	WF_PB	WF_DIO4	WF_DIO52	WF_DIO55
	28B2	SLEEP	LCD_ONLY	WAKE_ARM	U	U	U	U	U

Table 12. I/O RAM Locations in Numerical Order (continued)

NAME	ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
WAKE_E	28B3	U	EW_TEMP	U	EW_RX	EW_PB	EW_DIO4	EW_DIO52 †	EW_DIO55
WDRST	28B4	WD_RST	TEMP_START	U	U	U	U	U	U
MPU PORTS	;								
P3	SFR B0		DIO_DII	R[15:12]			DIO[1	5:12]	
P2	SFR A0		DIO_D	IR[11:8]			DIO[11:8]	
P1	SFR 90		DIO_D	IR[7:4]			DIO	[7:4]	
P0	SFR 80		DIO_D	IR[3:0]			DIO	[3:0]	
FLASH									
FLASH_ ERASE	SFR 94				FLSH_ER	ASE[7:0]			
FLSH_CTL	SFR B2	PREBOOT	SECURE	U	U	FLSH_PEND	FLSH_PSTWR	FLSH_MEEN	FLSH_PWE
FLSH_BANK	SFR B6	U	U	U	U	U	U	FLSH_BA	ANK[1:0]
FLSH_ PGADR	SFR B7			F	LSH_PGADR[6:0]			U
I ² C									
EEDATA	SFR 9E				EEDAT	A[7:0]			
EECTRL	SFR 9F				EECTF	RL[7:0]			

Table 13. I/O RAM Locations in Alphabetical Order

NAME	LOCATION	RST	wĸ	DIR		DESCRIPTION	
ADC_E	2704[4]	0	0	R/W	Enables ADC and V	REF. When disabled, reduces bias current.	
					ADC_DIV controls t The ADC_DIV settir 0 = MCK/4 1 = MCK/8	he rate of the ADC and FIR clocks. ng determines whether MCK is divided by 4 or 8: and FIR clock is as shown below.	
ADC_DIV	2200[5]	0	0	R/W	1110 100011111971200	PLL FAST = 0	PLL FAST = 1
					MCK	6.291456MHz	19.660800MHz
					ADC DIV = 0	1.572864MHz	4.9152MHz
					ADC_DIV = 1	0.786432MHz	2.4576MHz
BCURR	2704[3]	0	0	R/W		oad to the battery selected by TEMP_BSEL.	2. 10. 02
BSENSE[7:0]	2885[7:0]	-	i -	R	The result of the bar		
CE_E	2106[0]	0	0		CE enable.		
CE_LCTN[6:0]	2109[6:0]		Ť			The starting address for the CE program is 1024 v CE LCTN CE LCT	N[6:0] 2100[6:0] fe
CE_LCTN[6.0]	2109[6.0]	31	31	R/W		n. The starting address for the CE program is 1024 x CE_LCTN. CE_LCT CE_LCTN[5:0], 2109[5:0] for 71M6543HT/GHT.	14[6.0], 2109[6.0] 10
CHIP_ID[15:0]	2300[7:0] 2301[7:0]	0	0		These bytes contain CHIP_ID[15:0]: 71M6543FT (0810h 71M6543HT (11ACI 71M6543GT (2019h 71M6543GHT (202	n) n)	
CHOP_E[1:0]	2106[3:2]	0	0	R/W	according to the val 00 = toggle ¹ 01 = po ¹ except at the mux	reference bandgap circuit. The value of CHOP changes on the rising edgue in CHOP_E (Note: CHOP_E = 11 is the preferred mode for low-noise abstitive 10 = reversed 11 = toggle sync edge at the end of an accumulation interval. I is the preferred mode for low-noise applications.	
CHOPR[1:0]	2709[7:6]	00	00	R/W		for the remote sensor. ange every MUX frame. me as 00.	
DIFF0_E	210C[4]	0	0	R/W	Enables IADC0-IAD	C1 differential conf guration.	
DIFF2_E	210C[5]	0	0	R/W	Enables IADC2-IAD	C3 differential conf guration.	
DIFF4_E	210C[6]	0	0	R/W	Enables IADC4-IAD	C5 differential conf guration.	
DIFF6_E	210C[7]	0	0	R/W	Enables IADC6-IAD	C7 differential conf guration.	
DIO_R2[2:0] DIO_R3[2:0]	2455[2:0] 2455[6:4]	0				edicated I/O pins DIO2 through DIO11 to internal resources. If more than ee, the MULTIPLE column below specifies how they are combined.	one input is conne
DIO_R4[2:0] DIO_R5[2:0]	2454[2:0] 2454[6:4]	0			DIO_Rx	RESOURCE	MULTIPLE
DIO_R6[2:0]	2454[0.4]	0			0	NONE	_
DIO_R7[2:0]	2453[6:4]	0	-	R/W	1	Reserved	OR
DIO_R8[2:0]	2452[2:0]	0			2	T0 (Timer0 clock or gate)	OR
DIO_R9[2:0] DIO_R10[2:0]	2452[6:4] 2451[2:0]	0			3	T1 (Timer1 clock or gate)	OR
DIO_R11[2:0]	2451[6:4]	0			4	IO interrupt (int0)	OR
DIO_RPB[2:0]	2450[2:0]	0			5	IO interrupt (int1)	OR
DIO_DIR[15:12] DIO_DIR[11:8] DIO_DIR[7:4] DIO_DIR[3:0]	SFR B0[7:4] SFR A0[7:4] SFR 90[7:4] SFR 80[7:4]	F	F	R/W	DIO_PV and DIO_P	ion of the f rst 16 DIO pins. 1 indicates output. Ignored if the pin is not core. We for special option for the SEGDIO0 and SEGDIO1 outputs. See DIO_EEGDIO3. Note that the direction of DIO pins above 15 is set by SEGDIO3 ses.	EEX for special opt
DIO[15:12] DIO[11:8] DIO[7:4] DIO[3:0]	SFR B0[3:0] SFR A0[3:0] SFR 90[3:0] SFR 80[3:0]	F	F	R/W		st 16 DIO pins. Pins conf gured as LCD reads zero. When written, change tts. Pins conf gured as LCD or input ignore writes. Note that the data for D	

Table 13. I/O RAM Locations in Alphabetical Order (continued)

NAME	LOCATION	RST	WK	DIR			DE	SCRIPTION		
							O3/SEGDIO2 to inte I SDATA, but only if I			EGDIO2 becomes SDCK and are cleared.
					DIO_EEX[1:0]	FUNCTIO	N			
DIO_EEX[1:0]	2456[7:6]	0	-	R/W			EPROM interface			
					01		PROM interface			
					10	3-Wire EE	PROM interface			
					11	3-Wire EE	PROM interface with	n separate DO (E	DIO3) and DI (D	IO8) pins.
DIO_PV	2457[6]	0	<u> </u>	R/W	Causes VARPL		t on pin SEGDIO1, if	·		
DIO PW	2457[7]	0	<u> </u>	R/W		<u>_</u>	n pin SEGDIO0, if L			
DIO_PX	2458[7]	0	<u> </u>	R/W	Causes XPULS	SE to be output or	pin SEGDIO6, if LO	$D_MAP[6] = 0.$		
DIO_PY	2458[6]	0	<u> </u>	R/W	Causes YPULS	SE to be output or	pin SEGDIO7, if LO	$D_MAP[7] = 0.$		
EEDATA[7:0]	SFR 9E	0	0	R/W	Serial EEPRON	M interface data.	•			
						M interface contro	l.			
					STATUS BIT	NAME	READ/ WRITE	RESET STATE	POLARITY	DESCRIPTION
EECTRL[7:0]	SFR 9F	0	0	R/W	7	ERROR	R	0	Positive	1 when an illegal command is received.
					6	BUSY	R	0	Positive	1 when serial data bus is busy.
					5	RX_ACK	R	1	Positive	1 indicates that the EEPROM sent an ACK bit.
					Specif es the p	ower equation.		L	l	
					EQU[2:0]	DESCRIPTION	N ELEMENT 0	ELEMENT 1	ELEMENT 2	RECOMMENDED MUX SEQUENCE
					3	2 element 4W 3f Delta	VA(IA-IB)/2	0	VC x IC	IA VA IB VB IC VC
EQU[2:0]	2106[7:5]	0	0	R/W	4	2 element 4W 3f Wye	VA(IA-IB)/2	VB(IC-IB)/2	0	IA VA IB VB IC VC
					5	2 element 4W 3f Wye	VA x IA	VB x IB	VC x IC	IA VA IB VB IC VC
					Note: The avail for equation 3 of		nplement only equati	on 5. Contact yo	ur Maxim repre	sentative to obtain CE codes
EX_XFER EX_RTC1S EX_RTC1M EX_TCTEMP EX_RTCT EX_SPI EX_EEX EX_XPULSE EX_YPULSE EX_WPULSE EX_VPULSE	2700[0] 2700[1] 2700[2] 2700[3] 2700[4] 2701[7] 2700[7] 2700[6] 2700[5] 2701[6] 2701[5]	0	0	R/W	cannot be set b	y writing a 1. The				oits are set by hardware and interrupts is to enabled, its
EW_DIO4	28B3[2]	0	_	R/W		DIO4 to the WAK red as a digital in		SEGDIO4 rising	to wake the par	t. This bit has no effect unless
EW_DIO52	28B3[1]	0	_	R/W			KE logic and permits as a digital input.	SEGDIO52 risin	ig to wake the p	part. This bit has no effect
EW_DIO55	28B3[0]	0	-	R/W			KE logic and permits as a digital input.	SEGDIO55 risir	ig to wake the p	part. This bit has no effect
EW_PB	28B3[3]	0	Ŀ	R/W	Connects PB to	the WAKE logic	and permits PB risin	ng to wake the pa	rt. PB is always	s conf gured as an input.
EW_RX	28B3[4]	0	_	R/W	Connects RX to de-bounce issu		and permits RX risir	ng to wake the pa	art. See the WA	KE description on page 84 for
EW_TEMP	28B3[5]	0	-	R/W	Connects the to the part.	emperature range	check hardware to	the WAKE logic a	and permits the	range check hardware to wake

Table 13. I/O RAM Locations in Alphabetical Order (continued)

NAME	LOCATION	RST	WK	DIR		DESCRIPT	ION	
					Determines the number of ADC cycles	in the ADC decimation	FIR f Iter.	
					PLL_FAST = 1:			
					FIR_LEN[1:0]			ADC CYCLES
					00			141
					01			288
					10			384
FIR_LEN[1:0]	210C[2:1]	0	0	R/W	PLL_FAST = 0:			
					FIR_LEN[1:0]		1	ADC CYCLES
					00			135
					01			276
					10			Not allowed
					The ADC LSB size and full-scale value	s donand on the EIP I	ENI(1:0) sotting	Not allowed
					Flash Bank Selection	s depend on the r in_L	LIN[1.0] Setting.	
					Trasif Barik Selection	4 D D D E 00 D 4 N 0 E	EOD LOWED	ADDRESS DAVISE FOR UDDER
					FLSH_BANK[1:0]	ADDRESS RANGE BANK (0x0000-		ADDRESS RANGE FOR UPPER BANK (0x8000-0x7FFF)
FLSH_BANK	SFR B6[1:0]	01	01	R/W	00	0x0000-0x	7FFF	0x0000-0x7FFF
					01	0x0000-0x	7FFF	0x8000-0x7FFF
					10	0x0000-0x	7FFF	0x10000-0x17FFFF
					11	0x0000-0x	7FFF	0x18000-0x1FFFF
FLSH_ERASE[7:0]	SFR 94[7:0]	0	0	W	Flash Erase Initiate FLSH_ERASE is used to initiate either are expected for FLSH_ERASE in order (default = 0x00). 0x55 = Initiate Flash Page Erase cycle 0xAA = Initiate Flash Mass Erase cycle enabled. Any other pattern written to FLSH_ERA	er to initiate the approp Must be proceeded by . Must be proceeded by	riate Erase cycle y a write to FLSH	H_PGADR[6:0] (SFR 0xB7[7:1]).
FLSH_MEEN	SFR B2[1]	0	0	W	Mass Erase Enable 0 = Mass Erase disabled (default). 1 = Mass Erase enabled. Must be re-written for each new Mass I	Erase cycle.		
FLSH_PEND	SFR B2[3]	0	0	R	Indicates that a timed f ash write is pen	ding. If another fash w	rite is attempted	, it is ignored.
FLSH_PGADR[6:0]	SFR B7[7:1]	0	0	w	Flash Page Erase Address Flash Page Address (page 0 thru 63) th Must be re-written for each new Page B		e Page Erase cyc	cle. (default = 0x00).
FLSH_PSTWR	SFR B2[2]	0	0	R/W	Enables timed f ash writes. When 1, an and are executed when CE_BUSY falls PSTWR = 0 or if CE_E = 0, f ash writes	s. FLSH_PEND can be		
FLSH_PWE	SFR B2[0]	0	0	R/W	Program Write Enable 0 = MOVX commands refer to External 1 = MOVX @DPTR,A moves A to Exter This bit is automatically reset after each enabled.	nal Program Space (F	lash) @ DPTR.	•
FLSH_RDE	2702[2]	-	-	R	Indicates that the fash may be read by	ICE or SPI slave. FLS	H_RDE = (!SEC	URE)
FLSH_UNLOCK [3:0]	2702[7:4]	0	0	R/W	Must be a '2' to enable any f ash modif	cation. See the descrip	otion of Flash sec	curity for more details.
FLSH_WRE	2702[1]	-	-	R	Indicates that the fash may be written	through ICE or SPI sla	ve ports.	
IE_XFER IE_RTC1S IE_RTC1M IE_TCTEMP IE_RTCT IE_SPI IE_EEX IE_XPULSE IE_YPULSE IE_WPULSE IE_WPULSE	SFR E8[0] SFR E8[1] SFR E8[2] SFR E8[3] SFR E8[4] SFR E8[7] SFR E8[7] SFR E8[6] SFR E8[5] SFR F8[4] SFR F8[4]	0	0	R/W	Interrupt f ags for external interrupts 2, (external interrupts to the MPU core). T interrupt handler. The IEX2 (SFR 0xC0 the MPU core when it vectors to the int corresponding bit positions in SFR 0xC	hese f ags are set by h [1]) and IEX6 (SFR 0x0 errupt handler. IEX2 ar	nardware and mu C0[5]) interrupt f nd IEX6 must be	ist be cleared by the software ags are automatically cleared by cleared by writing zero to their

Table 13. I/O RAM Locations in Alphabetical Order (continued)

	LOCATION	RST	WK	DIR	DESCR	IPTION
INTBITS	2707[6:0]	-	-	R	Interrupt inputs. The MPU may read these bits to see the i bits do not have any memory and are primarily intended for	
LCD_ALLCOM	2400[3]	0	-	R/W	Conf gures SEG/COM bits as COM. Has no effect on pins	whose LCD_MAP bit is zero.
LCD_BAT	2402[7]	0	<u> </u>	R/W	Connects the LCD power supply to V _{BAT} in all modes.	
LCD_BLNKMAP23 [5:0] LCD_BLNKMAP22 [5:0]	2401[5:0] 2402[5:0]	0	_	R/W	Identif es which segments connected to SEG23 and SEG2 corresponds to COM5, the least signif cant, to COM0.	22 should blink. 1 means 'blink.' The most signif cant bit
					Sets the LCD clock frequency. Note: fw = 32,768Hz	
					LCD_CLK	LCD CLOCK FREQUENCY (Hz)
	0.40054.03				00	64
LCD_CLK[1:0]	2400[1:0]	0	-	R/W	01	128
					10	256
					11	512
LCD_DAC[4:0]	240D[4:0]	0	_	R/W	The LCD contrast DAC. This DAC controls the V_{LCD} voltage is $V_{LCD} = 2.5 + 2.5 \times LCD_DAC[4:0]/31$ Thus, the LSB of the DAC is 80.6mV. The maximum DAC LCD_BSTE = 1.	
LCD_E	2400[7]	0	-	R/W	Enables the LCD display. When disabled, VLC2, VLC1, ar their LCD_MAP bit is 1.	d VLC0 are ground as are the COM and SEG outputs if
LCD_MAP[55:48] LCD_MAP[47:40] LCD_MAP[39:32] LCD_MAP[31:24] LCD_MAP[23:16] LCD_MAP[15:8] LCD_MAP[7:0]	2405[7:0] 2406[7:0] 2407[7:0] 2408[7:0] 2409[7:0] 240A[7:0] 240B[7:0]	0 0 0 0 0 0	- -	R/W R/W R/W R/W R/W R/W	Enables LCD segment driver mode of combined SEGDIO through SEG50) become inputs with internal pull ups when through SEG50 are multiplexed with the in-circuit emulator enabled, and SEG48 through SEG50 become E_RXTX, E	n their LCD_MAP bit is zero. Also, note that SEG48 r signals. When the ICE_E pin is high, the ICE interface is
					Selects the LCD bias and multiplex mode.	
			i .			
					LCD_MODE	OUTPUT
					LCD_MODE 000	OUTPUT 4 states, bias
LCD MODE[2:0]	2400[6:4]	0	_	R/W	000 001	4 states, bias 3 states, bias
LCD_MODE[2:0]	2400[6:4]	0	-	R/W	000 001 010	4 states, bias 3 states, bias 2 states, ½ bias
LCD_MODE[2:0]	2400[6:4]	0	-	R/W	000 001 010 011	4 states, bias 3 states, bias 2 states, ½ bias 3 states, ½ bias
LCD_MODE[2:0]	2400[6:4]	0	_	R/W	000 001 010 011 100	4 states, bias 3 states, bias 2 states, ½ bias 3 states, ½ bias Static display
LCD_MODE[2:0]	2400[6:4]	0	_	R/W	000 001 010 011 100 101	4 states, bias 3 states, bias 2 states, ½ bias 3 states, ½ bias Static display 5 states, bias
LCD_ON	2400[6:4] 240C[0] 240C[1]	0 0 0		R/W R/W R/W	000 001 010 011 100	4 states, bias 3 states, bias 2 states, ½ bias 3 states, ½ bias Static display 5 states, bias 6 states, bias
LCD_ON LCD_BLANK	240C[0]	0	_	R/W	000 001 010 011 100 101 110	4 states, bias 3 states, bias 2 states, ½ bias 3 states, ½ bias Static display 5 states, bias 6 states, bias ata. If both bits are set, the LCD display is turned on.
LCD_ON LCD_BLANK LCD_ONLY	240C[0] 240C[1]	0 0	_ _	R/W R/W	000 001 010 011 100 101 101 110 Turns on or off all LCD segments without changing LCD described by the lC to sleep, but with LCD display still active. Ignored	4 states, bias 3 states, bias 2 states, ½ bias 3 states, ½ bias Static display 5 states, bias 6 states, bias ata. If both bits are set, the LCD display is turned on. red if system power is present. It awakens when Wake in system power returns.
LCD_ON LCD_BLANK LCD_ONLY LCD_RST	240C[0] 240C[1] 28B2[6]	0 0	_ _	R/W R/W W	000 001 010 011 100 101 100 101 110 Turns on or off all LCD segments without changing LCD de Puts the IC to sleep, but with LCD display still active. Ignor Timer times out, when certain DIO pins are raised, or when Clear all bits of LCD data. These bits affect SEGDIO pins to	4 states, bias 3 states, bias 2 states, ½ bias 3 states, ½ bias Static display 5 states, bias 6 states, bias ata. If both bits are set, the LCD display is turned on. red if system power is present. It awakens when Wake in system power returns.
LCD_ON LCD_BLANK LCD_ONLY LCD_RST LCD_SEG0[5:0]	240C[0] 240C[1] 28B2[6] 240C[2]	0 0 0	_ _	R/W R/W W R/W	000 001 010 011 100 101 110 Turns on or off all LCD segments without changing LCD de Puts the IC to sleep, but with LCD display still active. Ignor Timer times out, when certain DIO pins are raised, or when Clear all bits of LCD data. These bits affect SEGDIO pins of clear.	4 states, bias 3 states, bias 2 states, ½ bias 3 states, ½ bias Static display 5 states, bias 6 states, bias ata. If both bits are set, the LCD display is turned on. red if system power is present. It awakens when Wake in system power returns.
LCD_ON LCD_BLANK LCD_ONLY LCD_RST LCD_SEG0[5:0] LCD_SEG1[5:0]	240C[0] 240C[1] 28B2[6] 240C[2] 2410[5:0]	0 0 0 0	0	R/W R/W W R/W R/W	000 001 010 011 100 101 110 110 Turns on or off all LCD segments without changing LCD de Puts the IC to sleep, but with LCD display still active. Ignor Timer times out, when certain DIO pins are raised, or when Clear all bits of LCD data. These bits affect SEGDIO pins of clear. SEG Data for SEG0	4 states, bias 3 states, bias 2 states, ½ bias 3 states, ½ bias Static display 5 states, bias 6 states, bias ata. If both bits are set, the LCD display is turned on. red if system power is present. It awakens when Wake in system power returns.
LCD_ON LCD_BLANK LCD_ONLY LCD_RST LCD_SEG0[5:0] LCD_SEG1[5:0] LCD_SEG2[5:0]	240C[0] 240C[1] 28B2[6] 240C[2] 2410[5:0] 2411[5:0] 2412[5:0]	0 0 0 0	0	R/W R/W W R/W R/W	000 001 010 011 100 101 110 110 Turns on or off all LCD segments without changing LCD data. These bits affect SEGDIO pins of clear. SEG Data for SEG0 SEG Data for SEG1	4 states, bias 3 states, bias 2 states, ½ bias 3 states, ½ bias Static display 5 states, bias 6 states, bias ata. If both bits are set, the LCD display is turned on. red if system power is present. It awakens when Wake in system power returns.
LCD_ON LCD_BLANK LCD_ONLY LCD_RST LCD_SEG0[5:0] LCD_SEG2[5:0] LCD_SEG3[5:0]	240C[0] 240C[1] 28B2[6] 240C[2] 2410[5:0] 2411[5:0] 2412[5:0] 2413[5:0]	0 0 0 0	0	R/W R/W W R/W R/W R/W	000 001 001 010 011 100 101 100 101 110 Turns on or off all LCD segments without changing LCD data. These bits affect SEGDIO pins of clear. SEG Data for SEG0 SEG Data for SEG1 SEG Data for SEG2	4 states, bias 3 states, bias 2 states, ½ bias 3 states, ½ bias Static display 5 states, bias 6 states, bias ata. If both bits are set, the LCD display is turned on. red if system power is present. It awakens when Wake in system power returns.
LCD_ON LCD_BLANK LCD_ONLY LCD_RST LCD_SEG0[5:0] LCD_SEG2[5:0] LCD_SEG3[5:0] LCD_SEG3[5:0] LCD_SEG4[5:0]	240C[0] 240C[1] 28B2[6] 240C[2] 2410[5:0] 2411[5:0] 2412[5:0] 2413[5:0] 2414[5:0]	0 0 0 0 0 0 0	0	R/W R/W R/W R/W R/W R/W	000 001 001 010 011 100 101 110 110 Turns on or off all LCD segments without changing LCD de Puts the IC to sleep, but with LCD display still active. Ignor Timer times out, when certain DIO pins are raised, or when Clear all bits of LCD data. These bits affect SEGDIO pins of clear. SEG Data for SEG0 SEG Data for SEG1 SEG Data for SEG3 SEG Data for SEG3 SEG Data for SEG4	4 states, bias 3 states, bias 2 states, ½ bias 3 states, ½ bias Static display 5 states, bias 6 states, bias ata. If both bits are set, the LCD display is turned on. red if system power is present. It awakens when Wake in system power returns.
LCD_ON LCD_BLANK LCD_ONLY LCD_RST LCD_SEG0[5:0] LCD_SEG2[5:0] LCD_SEG3[5:0] LCD_SEG4[5:0] LCD_SEG4[5:0] LCD_SEG5[5:0]	240C[0] 240C[1] 28B2[6] 240C[2] 2410[5:0] 2411[5:0] 2412[5:0] 2413[5:0] 2414[5:0]	0 0 0 0 0 0 0 0	0	R/W R/W W R/W R/W R/W R/W R/W	000 001 001 010 011 100 101 110 110 110	4 states, bias 3 states, bias 2 states, ½ bias 3 states, ½ bias Static display 5 states, bias 6 states, bias ata. If both bits are set, the LCD display is turned on. red if system power is present. It awakens when Wake in system power returns.
LCD_ON LCD_BLANK LCD_ONLY LCD_RST LCD_SEG0[5:0] LCD_SEG2[5:0] LCD_SEG3[5:0] LCD_SEG3[5:0] LCD_SEG4[5:0]	240C[0] 240C[1] 28B2[6] 240C[2] 2410[5:0] 2411[5:0] 2412[5:0] 2413[5:0] 2414[5:0]	0 0 0 0 0 0 0	 0 	R/W R/W R/W R/W R/W R/W R/W R/W	000 001 001 010 011 100 101 110 110 Turns on or off all LCD segments without changing LCD de Puts the IC to sleep, but with LCD display still active. Ignor Timer times out, when certain DIO pins are raised, or when Clear all bits of LCD data. These bits affect SEGDIO pins of clear. SEG Data for SEG0 SEG Data for SEG1 SEG Data for SEG3 SEG Data for SEG3 SEG Data for SEG4	4 states, bias 3 states, bias 2 states, ½ bias 3 states, ½ bias Static display 5 states, bias 6 states, bias ata. If both bits are set, the LCD display is turned on. red if system power is present. It awakens when Wake in system power returns.

Table 13. I/O RAM Locations in Alphabetical Order (continued)

NAME	LOCATION	RST	WK DIR	DESCRIPTION
LCD_SEG9[5:0]	2419[5:0]	0	- R/W	SEG Data for SEG9
LCD_SEG10[5:0]	241A[5:0]	0	- R/W	SEG Data for SEG10
LCD_SEG11[5:0]	241B[5:0]	0	- R/W	SEG Data for SEG11
LCD_SEG12[5:0]	241C[5:0]	0	- R/W	SEG Data for SEG12
LCD_SEG13[5:0]	241D[5:0]	0	- R/W	SEG Data for SEG13
LCD_SEG14[5:0]	241E[5:0]	0		SEG Data for SEG14
LCD_SEG15[5:0]	241F[5:0]	0	- R/W	SEG Data for SEG15
LCD_SEG16[5:0]	2420[5:0]	0		SEG Data for SEG16
LCD_SEG17[5:0]	2421[5:0]	0		SEG Data for SEG17
LCD_SEG18[5:0]	2422[5:0]	0		SEG Data for SEG18
LCD_SEG19[5:0]	2423[5:0]	0		SEG Data for SEG19
LCD_SEG20[5:0]	2424[5:0]	0		SEG Data for SEG20
LCD_SEG21[5:0]	2425[5:0]	0		SEG Data for SEG21
LCD_SEG22[5:0]	2426[5:0]	0		SEG Data for SEG22
LCD_SEG23[5:0]	2427[5:0]	0		SEG Data for SEG23
LCD_SEG24[5:0]	2428[5:0]	0		SEG Data for SEG24
LCD_SEG25[5:0]	2429[5:0]	0		SEG Data for SEG25
LCD_SEG26[5:0]	242A[5:0]	0		SEG Data for SEG26
LCD_SEG27[5:0]	242B[5:0]	0		SEG Data for SEG27
LCD_SEG28[5:0]	242C[5:0]	0		SEG Data for SEG28
LCD_SEG29[5:0]	242D[5:0]	0		SEG Data for SEG29
LCD_SEG30[5:0]	242E[5:0]	0		SEG Data for SEG30
LCD_SEG31[5:0]	242F[5:0]	0		SEG Data for SEG31
LCD_SEG32[5:0]	2430[5:0]	0		SEG Data for SEG32
LCD_SEG33[5:0]	2430[5:0]	0		SEG Data for SEG33
LCD_SEG34[5:0]	2432[5:0]	0		SEG Data for SEG34
LCD_SEG35[5:0]	2433[5:0]	0		SEG Data for SEG35
LCD_SEG36[5:0]	2434[5:0]	0		SEG Data for SEG36
LCD_SEG37[5:0]	2435[5:0]	0		SEG Data for SEG37
LCD_SEG38[5:0]	2436[5:0]	0		SEG Data for SEG38
LCD_SEG39[5:0]	2437[5:0]	0		SEG Data for SEG39
LCD_SEG40[5:0]	2438[5:0]	0		SEG Data for SEG40
LCD_SEG41[5:0]	2439[5:0]	0		SEG Data for SEG41
LCD_SEG42[5:0]	2439[5:0] 243A[5:0]	0		SEG Data for SEG42
LCD_SEG43[5:0]	243A[5:0]	0		SEG Data for SEG43
LCD_SEG44[5:0]	243C[5:0]	0		SEG Data for SEG44
LCD_SEG45[5:0]		0		SEG Data for SEG45
	243D[5:0]	0		SEG Data for SEG46
LCD_SEG46[5:0]	243E[5:0]	0		SEG Data for SEG47
LCD_SEG47[5:0] LCD_SEG48[5:0]	243F[5:0]	0		SEG Data for SEG48
	2440[5:0]	_		
LCD_SEG49[5:0]	2441[5:0]	0	 	SEG Data for SEG50
LCD_SEG50[5:0]	2442[5:0]	0		SEG Data for SEG50
LCD_SEG51[5:0]	2443[5:0]	0		SEG Data for SEG51
LCD_SEG52[5:0]	2444[5:0]	0		SEG Data for SEG52
LCD_SEG53[5:0]	2445[5:0]	0		SEG Data for SEG53
LCD_SEG54[5:0]	2446[5:0]	0	 	SEG Data for SEG54
LCD_SEG55[5:0]	2447[5:0]	0	- R/W	SEG Data for SEG55

Table 13. I/O RAM Locations in Alphabetical Order (continued)

and MPU_DIV[2:0], when PLL_FAS T =				
tione eleke in 44				
time slots is 11.				
, DIO5 becomes a				
nen OPT_RX is used				
as a DIO input. Conf gures the OPT_TX output pin. If LCD_MAP[51] = 0: 00 = DIO51, 01 = OPT_TX, 10 = WPULSE, 11 = VARPULSE If LCD_MAP[51] = 1: xx = SEG51				
Invert OPT_TX when 1. This inversion occurs before modulation. Enables modulation of OPT_TX. When OPT_TXMOD is set, OPT_TX is modulated when it would otherwise have been zero. The modulation is applied after any inversion caused by OPT_TXINV.				
is measured.				
Enables the automatic update of the PQ RTC compensation value every time the temperature is measured. Def nes the square wave output on SEGDIO15 (if OUT_SQE=1) 00 - Off 01 - 3.2768MHz 10 - 4.9152MHz 11 - 9.83MHz				
ables the square wave output on SEGDIO15.				
-				

Table 13. I/O RAM Locations in Alphabetical Order (continued)

NAME	LOCATION	RST	WK	DIR	DESCRIPTION						
PERR_RD PERR_WR	SFR FC[6] SFR FC[5]	0	0	R/W	The IC sets these bits to indicate that a parity error on the remote sensor has been detected. Once set, the bits are remembered until they are cleared by the MPU.						
PLL_OK	SFR F9[4]	0	0	R	ndicates that the clock generation PLL is settled.						
PLL_FAST	2200[4]	0	0	R/W	Controls the speed of the PLL and MC 1 = 19.66 MHz (XTAL x 600) 0 = 6.29MHz (XTAL x 192)						
PLS_ MAXWIDTH[7:0]	210A[7:0]	FF	FF	R/W	pulse if PLS_INV = 1). The maximum INTERVAL[7:0] in units of CK_FIR clo	PLS_MAXWIDTH[7:0] determines the maximum width of the pulse (low-going pulse if PLS_INV = 0 or high-going pulse if PLS_INV = 1). The maximum pulse width is (2 x PLS_MAXWIDTH[7:0] + 1) x TI. Where TI is PLS_NTERVAL[7:0] in units of CK_FIR clock cycles. If PLS_INTERVAL[7:0] = 0 or PLS_MAXWIDTH[7:0] = 255, no pulse width checking is performed and the output pulses have 50% duty cycle.					
PLS_ INTERVAL[7:0]	210B[7:0]	0	0	R/W	PLS_INTERVAL[7:0] determines the interval time between pulses. The time between output pulses is PLS_NTERVAL[7:0] x 4 in units of CK_FIR clock cycles. If PLS_INTERVAL[7:0] = 0, the FIFO is not used and pulses are putput as soon as the CE issues them. PLS_INTERVAL[7:0] is calculated as follows: PLS_INTERVAL[7:0] = Floor (Mux frame duration in CK_FIR cycles/ CE pulse updates per Mux frame/4) For example, since the 71M654xT CE code is written to generate 6 pulses in one integration interval, when the FIFO is enabled (i.e., PLS_INTERVAL[7:0] 0) and that the frame duration is 1950 CK_FIR clock cycles, PLS_INTERVAL[7:0] thould be written with Floor(1950/6/4) = 81 so that the f ve pulses are evenly spaced in time over the integration interval and the last pulse is issued just prior to the end of the interval.						
PLS_INV	210C[0]	0	0	R/W	Inverts the polarity of WPULSE, VARF inverted, they become active high.	nverts the polarity of WPULSE, VARPULSE, XPULSE and YPULSE. Normally, these pulses are active low. When					
PORT_E	270C[5]	0	0	R/W		Enables outputs from the pins SEGDIO0-SEGDIO15. PORT_E = 0 after reset and power-up blocks the momentary putput pulse that would occur on SEGDIO0 to SEGDIO15.					
PQ[20:0]	2886[4:0] 2887[7:0] 2888[7:0]	0	0	R	Temperature compensation value computed by the quadratic compensation formula.						
				Sets the length of the PQ mask. The mask is ANDed with the last four bits of PQ according to the tab PQMASK also determines the length of PULSE_AUTO in TMUX.							
					PQMASK	MASK	PULSE_AUTO WIDTH				
PQMASK	2511[2:0]	0	0	R/W	000	0000	1s				
					001	1000	2s				
					010	1100	4s				
					011	1110	8s				
					100	1111	16s				
PRE_E	2704[5]	0	0	_	Enables the 8x preamplif er.						
PREBOOT	SFRB2[7]	_	-	R	Indicates that preboot sequence is act	tive.					
RCMD[4:0]	SFR FC[4:0]	0	0	R/W	When the MPU writes a non-zero valu When the command is complete, the I	te to RCMD[4:0], the IC issues a command to the app C clears RCMD[4:0].	propriate remote sensor.				
RESET	2200[3]	0	0	W	When set, writes a one to WF_RSTBI	T and then causes a reset.					
RFLY_DIS	210C[3]	0	0	R/W	Controls how the IC drives the power When cleared, it is driven high followe	pulse for the 71M6x03. When set, the power pulse is d by an open circuit f y-back interval.	driven high and low.				
RMT2_E	2709[3]	0	0	R/W	Enables the remote interface.						
RMT4_E	2709[4]	0	0	R/W	Enables the remote interface.						
RMT6_E	2709[5]	0	0	R/W	Enables the remote interface.						
RMT_RD[15:8] RMT_RD[7:0]	2602[7:0] 2603[7:0]	0	0	R	Response from remote read request.						
RTC_FAIL	2890[4]	0	0	R/W	Indicates that a count error has occurr writing a 0.	red in the RTC and that the time is not trustworthy. The	nis bit can be cleared by				
RTC_RD	2890[6]	0	0	R/W	Freezes the RTC shadow register so i shadow register: 0 = up to date, 1 = freezes.	t is suitable for MPU reads. When RTC_RD is read, ozen.	it returns the status of the				
RTC_SBSC[7:0]	2892[7:0]	-	-	R	Time remaining until the next 1 second	d boundary. LSB = 1/256 second.					
RTC_TMIN[5:0]	289E[5:0]	0			The target minutes register. See RTC						

Table 13. I/O RAM Locations in Alphabetical Order (continued)

NAME	LOCATION RSTWK DIR			DIR	DESCRIPTION					
RTC_THR[4:0]	289F[4:0]	0	-	R/W	The target hours register. The RTC_T interrupt occurs when RTC_MIN becomes equal to RTC_TMIN and RTC_HR becomes equal to RTC_THR.					
RTC_WR	2890[7]	0	0	R/W	reezes the RTC shadow register so it is suitable for MPU writes. When RTC_WR is cleared, the contents of the nadow register are written to the RTC counter on the next RTC clock (~500 Hz). When RTC_WR is read, it returns as long as RTC_WR is set. It continues to return one until the RTC counter actually updates.					
RTC_SEC[5:0] RTC_MIN[5:0] RTC_HR[4:0] RTC_DAY[2:0] RTC_DATE[4:0] RTC_MO[3:0] RTC_YR[7:0]	2893[5:0] 2894[5:0] 2895[4:0] 2896[2:0] 2897[4:0] 2898[3:0] 2899[7:0]			R/W	The RTC interface registers. These are the year, month, day, hour, minute and second parameters for the RTC. The RTC is set by writing to these registers. Year 00 and all others divisible by 4 are defined as a leap year. SEC 00 to 59 MIN 00 to 59 HR 00 to 23 (00 = Midnight) DAY 01 to 07 (01 = Sunday) DATE 01 to 31 MO 01 to 12 YR 00 to 99 Each write operation to one of these registers must be preceded by a write to 0x20A0.					
RTM_E	2106[1]	0	0	R/W	Real Time Monitor enable. When 0, the RTM output is low.					
RTM0[9:8] RTM0[7:0] RTM1[7:0] RTM2[7:0] RTM3[7:0]	210D[1:0] 210E[7:0] 210F[7:0] 2110[7:0] 2111[7:0]	0 0 0 0	0 0 0 0	R/W	Four RTM probes. Before each CE code pass, the values of these registers are serially output on the RTM pin. The RTM registers are ignored when RTM_E = 0. Note that RTM0 is 10 bits wide. The others assume the upper two bits are 00.					
SBASE:[10:0]	2519[2:0] 251A[7:0]	0	0	R/W	Base temperature for limit checking					
SECURE	SFR B2[6]	0	0	R/W	Inhibits erasure of page 0 and f ash addresses above the beginning of CE code as def ned by CE_LCTN[6:0] for 71M6543GT/GHT and CE_LCTN[5:0] for 71M6543FT/HT. Also inhibits the read of f ash via the SPI and ICE port.					
SFILT	251D[3:0]	0	0	R/W	Filter variable for wake on temperature extremes.					
SLEEP	28B2[7]	0	0	w	Puts the part to SLP mode. Ignored if system power is present. The part wakes when the Wake timer expires, when push button is pushed, or when system power returns.					
SLOT_EXT[3:0]	2112[3:0]	0	0	R/S	If non-zero, will extend the duration of time slot zero by up to 15 extra crystal cycles. The ADC result for time slot zero will be left-shifted nine bits if SLOT_EXT=0 and four bits if SLOT_EXT 0.					
SMAX[6:0]	251B[6:0]	0	0	R/W	Maximum temperature for limit checking					
SMIN[6:0]	251C[6:0]	0	0	R/W	Minimum temperature for limit checking					
SPI_CMD[7:0]	SFR FD[7:0]	-	-	R	SPI command register for the 8-bit command from the bus master.					
SPI_E	270C[4]	1	1	R/W	SPI port enable. Enables SPI interface on pins SEGDIO36 – SEGDIO39. Requires that LCD_MAP[36-39] = 0.					
SPI_SAFE	270C[3]	0	0	R/W	Limits SPI writes to SPI_CMD and a 16-byte region in DRAM. No other writes are permitted.					
SPI_STAT[7:0]	2708[7:0]	0	0	R	SPI_STAT contains the status results from the previous SPI transaction. Bit 7: Ready error: The 71M654xT was not ready to read or write as directed by the previous command. Bit 6: Read data parity: This bit is the parity of all bytes read from the 71M654xT in the previous command. Does not include the SPI_STAT byte. Bit 5: Write data parity: This bit is the overall parity of the bytes written to the 71M654xT in the previous command. It includes CMD and ADDR bytes. Bit 4-2: Bottom 3 bits of the byte count. Does not include ADDR and CMD bytes. One, two, and three byte instructions return 111. Bit 1: SPI FLASH mode: This bit is zero when the TEST pin is zero. Bit 0: SPI FLASH mode ready: Used in SPI FLASH mode. Indicates that the f ash is ready to receive another write instruction.					
STEMP[15:0]	2881[7:0] 2882[7:0]	-	-	R	The result of the temperature measurement.					
SUM_SAMPS[12:8] SUM_SAMPS[7:0]	2107[4:0] 2108[7:0]	0	0	R/W	The number of multiplexer cycles per XFER_BUSY interrupt. Maximum value is 8191 cycles.					
TC_A[9:0]	2508[1:0] 2509[7:0]	0	0	R/W	Temperature compensation factor for quadratic compensation.					
TC_B[11:0]	250A[3:0] 205B[7:0]	0	0	R/W	Temperature compensation factor for quadratic compensation.					
TC_C[11:0]	289C[3:0] 289D[7:0]	0	0	R/W	Temperature compensation factor for quadratic compensation.					
TEMP_22[12:8] TEMP_22[7:0]	230A[4:0] 230B[7:0]	0	-	R	Storage location for STEMP at 22NC. STEMP is an 11-bit word.					

Table 13. I/O RAM Locations in Alphabetical Order (continued)

NAME	LOCATION RSTWK DIR				DESCRIPTION						
TEMP_BAT	28A0[4]	0	_	R/W	Causes V _{BAT} to be measured whenev	er a temperature me	asurement is performed.				
TEMP_BSEL	28A0[7]	0			elects which battery is monitored by the temperature sensor: 1 = V _{BAT} , 0 = V _{BAT} RTC						
TBYTE_BUSY	28A0[3]	0	0	R	ndicates that hardware is still writing the 0x28A0 byte. Additional writes to this byte will be locked out while it is ne. Write duration could be as long as 6ms.						
						R = 0 disables auton	matic measurements can be enabled in any mode natic temperature updates, in which case TEMP_START e measurement.				
					TEMP_PER		TIME (s)				
					0		No temperature updates				
TEMP_PER[2:0]	28A0[2:0]	0	-	R/W	1-6		2(3+TEMP_PER)				
					7		Continuous updates				
					In automatic mode, TEMP_START is t TEMP_START = 1 (temperature sensor TEMP_START = 0 (temperature sensor	or is busy, cannot me	asure temperature)				
TEMP_PWR	28A0[6]	0	-	R/W	Selects the power source for the temp $1 = V_{V3P3D}$, $0 = V_{BAT_RTC}$. This bit is by V_{BAT_RTC} .		.CD modes, where the temp sensor is always powered				
TEMP_START	28B4[6]	0	0	R/W	MPU to initiate a one-shot temperature temperature sensor status: TEMP_START = 1 (temperature sensor TEMP_START = 0 (temperature sensor TEMP_START is ignored in SLP and I	/hen TEMP_PER = 0 automatic temperature measurements are disabled, and TEMP_START may be set by the IPU to initiate a one-shot temperature measurement. In automatic mode, TEMP_START is the indicator for the					
TMUX[5:0]	2502[5:0]	_	-	R/W	Selects one of 32 signals for TMUXOU	neasurement is complete. Selects one of 32 signals for TMUXOUT					
TMUX2[4:0]	2503[4:0]	_			Selects one of 32 signals for TMUX20						
TMUXRA[2:0]		000	_	+	The TMUX setting for the remote isolated sensor (71M6x03).						
UMUX_SEL	2456[4]	0			Selects UART1 IO pins. Selects OPT_	_TX and OPT_RX wh	en 0. Selects SEGDIO17 and SEGDIO16 when 1. rd DIO pins, ref ecting the value of LCD_SEGDIO16[5:0]				
VREF_CAL	2704[7]	0	0	R/W	Brings the ADC reference voltage out	to the V _{REF} pin. This	feature is disabled when VREF_DIS=1.				
VREF_DIS	2704[6]	0	_	_	Disables the internal ADC voltage refe						
					This word describes the source of pov	ver and the status of	V _{DD} .				
					000	System Power OK. accurate. [V3AOK,	V _{V3P3A} >3.0v. Analog modules are functional and V3OK] = 11				
					001		2.8v <v<sub>V3P3A<3.0v. Analog modules not accurate. ry power is imminent. [V3AOK,V3OK] = 01</v<sub>				
VSTAT[2:0]	SFR F9[2:0]	-	-	R	010		V _{DD} OK. V _{DD} >2.25v. Full digital functionality. 0, [VDDOK,VDDgt2] = 11				
					011	fuse is blown, PLL_	V _{DD} >2.0. Flash writes are inhibited. If the TRIMVDD[5] FAST (I/O RAM 0x2200[4]) is cleared. 0, [VDDOK,VDDgt2] = 01				
					Battery power and V _{DD} <2.0. When VSTAT=101, processor is nearly voltage. Processor failure is imminent. [V3AOK,V3OK] = 00, [VDDOK,VDDgt2] = 00						
WAKE_ARM	28B2[5]	0	-	R/W	Arms the WAKE timer and loads it with WAKE_TMR[7:0]. When SLEEP or LCD_ONLY is asserted by the MPU, the WAKE timer becomes active.						
WAKE_TMR[7:0]	2880[7:0]	0	E	R/W	Timer duration is WAKE_TMR+1 seconds.						
WD_RST	28B4[7]	0	0	W	Reset the WD timer. The WD is reset timer.	Reset the WD timer. The WD is reset when a 1 is written to this bit. Writing a one clears and restarts the watch dog					
WF_DIO4	28B1[2]	0	-	R	DIO4 wake f ag bit. If DIO4 is conf gur rises. It is held in reset if DIO4 is not co		his bit is set whenever the de-bounced version of DIO4				
WF_DIO52	28B1[1]	0	-	R	DIO52 wake f ag bit. If DIO52 is conf g DIO52 rises. It is held in reset if DI052		t, this bit is set whenever the de-bounced version of wakeup.				

Table 13. I/O RAM Locations in Alphabetical Order	(continued)	tinued)
---	-------------	---------

NAME	LOCATION RSTWK DIR			DIR	DESCRIPTION			
WF_DIO55	28B1[0]	0	-	R	DIO55 wake f ag bit. If DIO55 is conf gured to wake the part, this bit is set whenever the de-bounced version of DIO55 rises. It is held in reset if DI055 is not conf gured for wakeup.			
WF_TEMP	28B1[6]	0	-	R	Indicates that the temperature range check hardware caused the part to wake up.			
WAKE_ARM	28B2[5]	0	-	R/W	rms the WAKE timer and loads it with WAKE_TMR[7:0]. When SLEEP or LCD_ONLY is asserted by the MPU, the MPU, the MPU, the MPU is asserted by the MPU is asserted by the MPU.			
WF_PB	28B1[3]	-	-	R	Indicates that the PB caused the part to wake.			
WF_RX	28B1[4]	0	_	R	Indicates that RX caused the part to wake.			
WF_CSTART WF_RST WF_RSTBIT WF_OVF WF_ERST WF_BADVDD	28B0[7] 28B0[6] 28B0[5] 28B0[4] 28B0[3] 28B0[2]	0 1 0 0 0	_	R	Indicates that the Reset pin, Reset bit, ERST pin, Watchdog timer, the cold start detector, or bad V _{BAT} caused the part to reset.			

Meter Calibration

Once the 71M654xT energy meter device has been installed in a meter system, it must be calibrated. A complete calibration includes:

- Establishment of the reference temperature (typically 22°C).
- Calibration of the metrology section: calibration for tolerances of the current sensors, voltage dividers and signal conditioning components as well as of the internal reference voltage (V_{RFF}) at the reference temperature.

The metrology section can be calibrated using the gain and phase adjustment factors accessible to the CE. The gain adjustment is used to compensate for tolerances of components used for signal conditioning, especially the resistive components. Phase adjustment is provided to compensate for phase shifts introduced by the current sensors or by the effects of reactive power supplies.

Due to the flexibility of the MPU firmware, any calibration method, such as calibration based on energy, or current and voltage can be implemented. It is also possible to implement segment-wise calibration (depending on current range).

The 71M6543FT/HT/GT/GHT support common industry standard calibration techniques, such as single-point (energy-only), multipoint (energy, V_{RMS} , I_{RMS}), and autocalibration.

Contact Silergy to obtain a copy of the latest calibration spreadsheet file for the 71M654xT.

Firmware Interface

Overview: Functional Order

The I/O RAM locations at addresses 0x2000 to 0x20FF have sequential addresses to facilitate reading by the MPU. These I/O RAM locations are usually modified only at power-up. These addresses are an alternative sequential address to subsequent addresses (above 0x2100). For instance, EQU[2:0] can be accessed at I/O RAM 0x2000[7:5] or at I/O RAM 0x2106[7:5].

Unimplemented (U) and reserved (R) bits are shaded in light gray. Unimplemented bits are identified with a 'U'. Unimplemented bits have no memory storage, writing them has no effect, and reading them always returns zero.

Reserved bits are identified with an 'R', and must always be written with a zero. Writing values other than zero to reserved bits may have undesirable side effects and must be avoided.

Nonvolatile bits are shaded in dark gray. Nonvolatile bits are backed up during power failures if the system includes a battery connected to the V_{BAT} pin.

I/O RAM Map: Details

Writable bits are written by the MPU into configuration RAM. Typically, they are initially stored in flash memory and copied to the configuration RAM by the MPU. Some of the more frequently programmed bits are mapped to the MPU SFR memory space. The remaining bits are mapped to the address space 0x2XXX. The RST and WK columns describe the bit values upon reset and wake, respectively. No entry in one of these columns means the bit is either read-only or is powered by the NV supply and is not initialized. Write-only bits return zero when they are read.

Locations that are shaded in grey are nonvolatile (i.e., battery-backed).

Reading the Info Page

Information useful for calibrating the temperature sensor and other functions is available in trim fuses. The trim fuse values provided in the 71M6543T and 71M6543GT devices cannot be directly accessed through the I/O RAM space. They reside in a special area termed the Info Page. The MPU gains access to the Info Page by setting the INFO_PG (I/O RAM 0x270B[0]) control bit. Once this bit is set, Info Page contents are accessible in program memory space starting at the address specified by the contents of CE_LCTN[6:0] (71M6543GT) or CE_LCTN[5:0] (71M6543T) (I/O RAM 0x2109[6:0] for 71M6543GHT or 0x2109[5:0] for 71M6543HT). These pointers specify a base address at a 1KB address boundary, which is at 1024 x CE_LCTN[6:0] (71M6543GT) or CE_LCTN[5:0] (71M6543T). Table 14 lists of the available trim fuses and their corresponding offsets relative to the Info Page base address. After reading the desired Info Page information, the MPU must reset the INFO_ PG bit.

The code below provides an example for reading Info Page fuse trims. In this code example, the address, px is a pointer to the MPU's code space. In assembly language, the Info Page data objects, which are read-only, must be accessed with the MOVC 8051 instruction.

In C, Info Page trim fuses must be fetched with a pointer of the correct width, depending whether an 8-bit or a 16-bit data object is to be fetched. The case statements in the code example below perform casts to obtain a pointer of the correct size for each object, as needed.

In assembly language, the MPU has to form 11-bit or 16-bit values from two separate 8-bit fetches, depending on the object being fetched.

The byte values containing less than 8 valid bits are LSB justified. For example Info Page offset 0x90 is an 8-bit

object, whose three LSBs are bits [10:8] of the complete TEMP_85[10:0] 11-bit object. The Info Page data objects are 2's complement format and should be sign extended when read into a 16-bit data type (see case _TEMP85 in the code example).

```
#if HIGH_PRECISION_METER
int16 t read trim (enum eTRIMSEL select)
      uint8r_t *px;
      int16_t x;
      px = ((uint16_t)select) + ((uint8r_t)
*)(CE3 << 10));
      switch (select)
      default:
      case _TRIMBGD:
             INFO_PG = 1;
             x = *px;
             INFO PG = 0;
             break;
      case _TRIMBGB:
             INFO_PG = 1;
             x = *(uint16r_t*)px;
             INFO_PG = 0;
             break;
      case _TEMP85:
             INFO_PG = 1;
             x = *(uint16r_t*)px;
             INFO_PG = 0;
             if (x \& 0x800)
                   x = 0xF800;
             break;
      return (x);
#endif //#if HIGH PRECISION METER
```

Table 14. Register and Fuses for Temperature Sensing

REGISTER NAME	DEFINITION	LOCATION	ADDRESS	FORMAT	TYPICAL VALUE
STEMP_T85_P	STEMP at +85C	Info Block	0xAA, 0xAB	16 bits, signed	4400
STEMP_T22_P	STEMP at +22C	Info Block	0x8A, 0x8B	13 bits, unsigned	3600
T85_P	Probe temperature at +85C	Info Block	0xA6, 0xA7	16 bits signed	605
T22_P	Probe temperature at +22C	Info Block	0x9A	8 bits signed	35
TEMP_85 †	STEMP trim for high accuracy (H) parts	Info Block	0x90, 0x91	11 bits, sign extended	
STEMP	Temperature sensor	I/O RAM	0x2882, 0x2882	11 bits, sign extended	

† Not used for temperature sensing. Used for VREF compensation in high accuracy parts.

CE Interface Description

CE Program

The CE performs the precision computations necessary to accurately measure energy. These computations include offset cancellation, phase compensation, product smoothing, product summation, frequency detection, VAR calculation, sag detection and voltage phase measurement.

The CE program is supplied by Silergy as a data image that can be merged with the MPU operational code for meter applications. Typically, the CE program provided with the demonstration code covers most applications and does not need to be modified. Other variations of CE code are available. Contact Silergy to obtain the appropriate CE code required for a specific application

CE Data Format

All CE words are 4 bytes. Unless specified otherwise, they are in 32-bit two's complement format

(-1 = 0xFFFFFFF). Calibration parameters are defined in flash memory (or external EEPROM) and must be copied to CE data memory by the MPU before enabling the CE. Internal variables are used in internal CE calculations. Input variables allow the MPU to control the behavior of the CE code. Output variables are outputs of the CE calculations. The corresponding MPU address for the most significant byte is given by 0x0000 + 4 x CE_address and by 0x0003 + 4 x CE_address for the least significant byte.

Constants

- Sampling Frequency: 2520.62Hz.
- F₀: Frequency of the mains phases (typically 50Hz or 60Hz).
- IMAX: RMS current corresponding to 250mV peak (176.8 mVRMS) at the inputs IA and IB. IMAX needs to be adjusted if the preamplifier is activated for the IAP-IAN inputs. For a 250µ shunt resistor, IMAX becomes 707A (176.8 mVRMS/250FI = 707.2ARMS).
- VMAX: RMS voltage corresponding to 250mV peak at the VA and VB inputs.
- N_{ACC}: Accumulation count for energy measurements is SUM_SAMPS[12:0]. The duration of the accumulation interval for energy measurements is SUM_SAMPS[12:0]/F_S.
- X: Gain constant of the pulse generators. Its value is determined by PULSE_FAST and PULSE_SLOW.

 Voltage LSB (for sag threshold) = VMAX x 7.8798 x10-9 V.

The system constants IMAX and VMAX are used by the MPU to convert internal digital quantities (as used by the CE) to external, i.e., metering quantities. Their values are determined by the scaling of the voltage and current sensors used in an actual meter.

Environment

Before starting the CE using the CE_E bit (I/O RAM 0x2106[0]), the MPU has to establish the proper environment for the CE by implementing the following steps:

- Locate the CE code in flash memory using CE_LCTN[6:0] (71M6543GT/GHT or CE_LCTN[5:0] (71M6543FT/HT).
- Load the CE data into RAM.
- Establish the equation to be applied in EQU[2:0].
- Establish the number of samples per accumulation period in SUM_SAMPS[12:0].
- Establish the number of cycles per ADC multiplexer frame (MUX_DIV[3:0]).
- Apply proper values to MUXn_SEL, as well as proper selections for DIFFn_E and RMT_E in order to configure the analog inputs.
- Initialize any MPU interrupts, such as CE_BUSY, XFER_BUSY, or the power failure detection interrupt.
- VMAX = 600V, IMAX = 707A, and kH = 1Wh/pulse are assumed as default settings

When different CE codes are used, a different set of environment parameters need to be established. The exact values for these parameters are listed in the Application Notes and other documentation which accompanies the CE code.

The CE details described in this data sheet should be considered typical and may not, in aggregate, be indicative of any particular CE code. Contact Silergy for details about available standard CE codes.

CE Calculations

The MPU selects the basic configuration for the CE by setting the EQU variable.

CE Input Data

Data from the AFE is placed into CE memory by hardware at ADC0-ADC10. Table 16 describes the process.

CE Status and Control

The CESTATUS register (0x80) contains bits that reflect the status of the signals that are applied to the CE. CECONFIG (0x20) contains bits that control basic operation of the compute engine.

The CE code supports registers to establish the sag threshold and gain for each of the input channels. When the input RMS voltage level falls below an established level, a warning is posted to the MPU. This level is called the sag threshold, and it is set in the SAG_THR register.

Gain for each channel is adjusted in the GAIN_ADJ0 (voltage), GAIN_ADJ1 (current channel A) and GAIN_ADJ2 (current channel B).

Transfer Variables

After each pass through CE program code, the CE asserts a XFER_BUSY interrupt. This informs the MPU that new data is available. It is the responsibility of MPU code to retrieve the data from the CE in a timely manner.

CE Flow Diagrams

Table 15. Power Equations

EQU[2:0]	WATT AND VAR FORMULA (WSUM/VARSUM)	W0SUM/ VAR0SUM	W1SUM/ VAR1SUM	W2SUM/ VAR2SUM	IOSQ SUM	I1SQ SUM	I2SQ SUM
3	VA x (IA-IB/2) + VC x IC (2 element 4W 3f Delta)	VA x (IA-IB)/2	_	VC x IC	IA-IB	IB	IC
4	VA x (IA-IB)/2 + VB(IC-IB)/2 (2 element 4W 3f Wye)	VA x (IA-IB)/2	VB x (IC-IB)	_	IA-IB	IC-IB	IC
5	VA x IA+VB x IB + VC x IC (3 element 4W 3f Wye)	VA x IA	VB x IB	VC x IC	IA	IB	IC

Table 16. CE Raw Data Access Locations

PIN		MUXn_SE	L HANDLE			CE RAM LOCATION			
	DIFF	0_E		D					
	0	1			0	1			
IADC0	0	0			0	0			
IADC1	1	U			1	U			
		RMT2_E,	, DIFF2_E			RMT2_E,	DIFF2_E		
	0,0	0,1	1,0	1,1	0,0	0,1	1,0	1,1	
IADC2	2	2			2	2	2*	2*	
IADC3	3	2	-	-	3			2	
		RMT4_E,	, DIFF4_E		RMT4_E, DIFF4_E				
	0,0	0,1	1,0	1,1	0,0	0,1	1,0	1,1	
IADC4	4	4			4	4	4*	4*	
IADC5	5	4	-	-	5	4	4	4	
		RMT6_E,	DIFF6_E		RMT6_E, DIFF6_E				
	0,0	0,1	1,0	1,1	0,0	0,1	1,0	1,1	
IADC6	6	6			6	6	6*	6*	
IADC7	7	0	-	-	7	0	0	0	
			There are i	no conf gurati	on bits for VA	DC8, 9, 10			
VADC8 (VA)	8				8				
VADC9 (VB)	9				9				
VADC10 (VC)	10				10				

^{*}Remote interface data.

Table 17. CE Status Register

CESTATUS BIT	NAME	DESCRIPTION
31:4	Not used	These unused bits are always zero.
3	F0	F0 is a square wave at the exact fundamental input frequency.
2	SAG_C	Normally zero. Becomes one when VB remains below SAG_THR for SAG_CNT samples. Does not return to zero until VB rises above SAG_THR.
1	SAG_B	Normally zero. Becomes one when VB remains below SAG_THR for SAG_CNT samples. Does not return to zero until VB rises above SAG_THR.
0	SAG_A	Normally zero. Becomes one when VA remains below SAG_THR for SAG_CNT samples. Does not return to zero until VA rises above SAG_THR.

Table 18. CE Configuration Register

CECONFIG BIT	NAME	DEFAULT		DESCRIPTION					
22	EXT_TEMP	0	When 1, the MPU controls temperature compensation via the GAIN_ADJn registers (CE RAM 0x40-0x42), when 0, the CE is in control.						
21	EDGE_INT	1		s a pulse for each zero-cros , which can be used to inte					
20	SAG_INT	1	When 1, activates YPULSE	output when a sag condition	on is detected.				
19:8	SAG_CNT	252 (0xFC)		e voltage samples below SA ared. The default value is eq					
				phase to be used for the fre crossing counter (MAINEDO					
7:6	FREQSEL[1:0]	0	FREQ S	SEL[1:0]	PHASE SELECTED				
7.0	FREQSEL[1:0]	0	0	0	A				
			0	1	B*				
			1	X	Not allowed				
5	EXT_PULSE	1	-	se generators to respond to RSUM_X). Otherwise, the ge EW and APULSER.					
4:2	Reserved	0	Reserved.						
1	PULSE_FAST	0	When PULSE_FAST = 1, the pulse generator input is increased 16x. When PULSE_SLOW = 1, the pulse generator input is reduced by a factor of 64. These two parameters control the pulse gain factor X (see table below). Allowed values are either 1 or 0. Default is 0 for both (X = 6).						
			PULSE_FAST	PULSE_SLOW	X				
			0	0	$1.5 \times 2^2 = 6$				
0	PULSE_SLOW	0	1	0	1.5 x 2 ⁶ = 96				
			0	1	1.5 x 2 ⁻⁴ = 0.09375				
			1	1	Do not use				

Table 19. Sag Threshold and Gain Adjustment Registers

CE ADDRESS	NAME	DEFAULT	DESCRIPTION	
0x24	SAG_THR	2.39 x 10 ⁷	The voltage threshold for sag warnings. The default value is equivalent to 113V peak or 80 VRMS if VMAX = 600VRMS. $SAG_THR = \frac{V_{RMS} \cdot \sqrt{2}}{VMAX \cdot 7.8798 \cdot 10^{-9}}$	
0x40	GAIN_ADJ0	16384	This register scales the voltage measurement channels VADC8 (VA), VADC9 (VB) AND VADC10 (VC). The default value of 16384 is equivalent to unity gain (1.000).	
0x41	GAIN_ADJ1	16384	This register scales the IADC0-IADC1 current channel for neutral current. The default value of 16384 is equivalent to unity gain (1.000).	
0x42	GAIN_ADJ2	16384	This register scales the IA current channel for Phase A. The default value of 1638 is equivalent to unity gain (1.000).	
0x43	GAIN_ADJ3	16384	This register scales the IB current channel for Phase B. The default value of 16384 is equivalent to unity gain (1.000).	
0x44	GAIN_ADJ4	16384	This register scales the IC current channel for Phase C. The default value of 16384 is equivalent to unity gain (1.000).	

Table 20. CE Transfer Registers

CE ADDRESS	NAME	DESCRIPTION	
0x84†	WSUM_X	The signed sum: W0SUM_X+W1SUM_X. Not used for EQU[2:0] = 0 and EQU[2:0] = 1.	
0x85	W0SUM_X	The sum of Wh samples from each wattmeter element.	
0x86	W1SUM_X	LSB = 9.4045 x 10 ⁻¹³ x VMAX x IMAX Wh (local)	
0x87	W2SUM_X	LSB = 1.55124 x 10 ⁻¹² x VMAX x IMAX Wh (remote)	
0x88†	VARSUM_X	The signed sum: VAR0SUM_X+VAR1SUM_X. Not used for EQU[2:0] = 0 and EQU[2:0] = 1.	
0x89	VAR0SUM_X	The sum of VARh samples from each wattmeter element.	
0x8A	VAR1SUM_X	LSB = 9.4045 x 10 ⁻¹³ x VMAX x IMAX VARh (local)	
0x8B	VAR2SUM_X	LSB = 1.55124 x 10 ⁻¹² x VMAX x IMAX VARh (remote)	
0x8C	I0SQSUM_X	The sum of squared current samples from each element. LSB = 9.4045 x 10 ⁻¹³ IMAX2 A ² h (local) LSB = 2.55872 x 10 ⁻¹² x IMAX2 A ² h (remote)	
0x8D	I1SQSUM_X		
0x8E	I2SQSUM_X		
0x8F	I3SQSUM_X	1 LOD = 2.00072 x 10	
0x90	V0SQSUM_X	The sum of squared voltage samples from each element. LSB= 9.4045 x 10 ⁻¹³ VMAX2 V ² h (local)	
0x91	V1SQSUM_X		
0x92	V2SQSUM_X	LSB= 9.40448 x 10 ⁻¹³ x VMAX2 V ² h (remote)	
0x82	FREQ_X	Fundamental frequency: $LSB = \frac{2520.6Hz}{2^{32}} \approx 0.509 \cdot 10^{-6} Hz \text{ (for Local)}$ $LSB = \frac{2520.6Hz}{2^{32}} \approx 0.587 \cdot 10^{-6} Hz \text{ (for Remote)}$	
0x83	MAINEDGE_X	The number of edge crossings of the selected voltage in the previous accumulation interval. Edge crossings are either direction and are debounced.	

Table 21. CE Pulse Generation Parameters

CE ADDRESS	NAME	DEFAULT	DESCRIPTION	
0x21	WRATE	547	$Kh = \frac{VMAX \cdot IMAX \cdot K}{WRATE \cdot N_{ACC} \cdot X} \cdot Wh / \text{pulse}$ where: $K = 66.1782 \text{ (Local Sensors)}$ $K = 109.1587 \text{ (Remote Sensor)}$ $N_{ACC} = SUM_SAMPS[12:0] \text{ (CE RAM 0x23)}$ X is a factor determined by PULSE_FAST and PULSE_SLOW. See CECONFIG def nition for more information The default value yields 1.0 Wh/pulse for VMAX = 600 V and IMAX = 208 A. The maximum value for WRATE is 32,768 (2 ¹⁵).	
0x22	KVAR	6444	Scale factor for VAR measurement.	
0x23	SUM_SAMPS	2520	SUM_SAMPS (NACC).	
0x45	APULSEW	0	Wh pulse (WPULSE) generator input to be updated by the MPU when using external pulse generation. The output pulse rate is: APULSEW* F _S * 2 ⁻³² * WRATE * X * 2 ⁻¹⁴ . This input is buffered and can be updated by the MPU during a conversion interval. The change takes effect at the beginning of the next interval.	
0x46	WPULSE_CTR	0	WPULSE counter.	
0x47	WPULSE_FRAC	0	Unsigned numerator, containing a fraction of a pulse. The value in this register always counts up towards the next pulse.	
0x48	WSUM_ACCUM	0	Roll-over accumulator for WPULSE.	
0x49	APULSER	0	VARh (VPULSE) pulse generator input.	
0x4A	VPULSE_CTR	0	VPULSE counter.	
0x4B	VPULSE_FRAC	0	Unsigned numerator, containing a fraction of a pulse. The value in this register always counts up towards the next pulse.	
0x4C	VSUM_ACCUM	0	Roll-over accumulator for VPULSE.	

Table 22. Other CE Parameters

CE ADDRESS	NAME	DEFAULT	DESCRIPTION	
0x25	QUANT_VA	0		
0x26	QUANT_IA	0	Compensation factors for truncation and noise in voltage, current, real energy	
0x27	QUANT_A	0	and reactive energy for phase A.	
0x28	QUANT_VARA	0		
0x29 †	QUANT_VB	0		
0x2A	QUANT_IB	0	Compensation factors for truncation and noise in voltage, current, real energy	
0x2B	QUANT_B	0	and reactive energy for phase B.	
0x2C	QUANT_VARB	0		
0x2D	QUANT_VC	0		
0x2E	QUANT_IC	0	Compensation factors for truncation and noise in voltage, current, real energy	
0x2F	QUANT_C	0	and reactive energy for phase C.	
0x30	QUANT_VARC	0		
0x38	0x43453431 0x6130316B			
0x39			CE f le name identif er in ASCII format (CE41a01f). These values are overwritten as soon as the CE starts	
0x3A	0x00000	0000	Overwhiten as soon as the OL starts	

LSB weights for use with Local Sensors:

QUANT_Ix_LSB = $5.08656 \cdot 10^{-13} \cdot IMAX^2 \text{ (Amps}^2\text{)}$

QUANT_Wx_LSB = $1.04173 \cdot 10^{-9} \cdot VMAX \cdot IMAX$ (Watts)

QUANT_VARx_LSB = $1.04173 \cdot 10^{-9} \cdot VMAX \cdot IMAX$ (Vars)

LSB weights for use with the 71M6x03 isolated sensors:

QUANT_Ix_LSB = $1.38392 \cdot 10^{-12} \cdot IMAX^2 \text{ (Amps}^2\text{)}$

QUANT_Wx_LSB = $1.71829 \cdot 10^{-9} \cdot VMAX \cdot IMAX$ (Watts)

QUANT_VARx_LSB = $1.71829 \cdot 10^{-9} \cdot VMAX \cdot IMAX$ (Vars)

Table 23. CE Calibration Parameters

CE ADDRESS	NAME	DEFAULT	DESCRIPTION	
0x10	CAL_IA	16384	These constants control the gain of their respective channels. The nominal	
0x11	CAL_VA	16384	value for each parameter is 2^{14} = 16384. The gain of each channel is directly proportional to its CAL parameter. Thus, if the gain of a channel is 1% slow, CAL	
0x13	CAL_IB	16384	should be increased by 1%. Refer to the 71M6x03 Demo Board User's Manual for	
0x14	CAL_VB	16384	the equations to calculate these calibration parameters.	
0x12	PHADJ_A	0	These constants control the CT phase compensation. Compensation does not occur when PHADJ_X = 0. As PHADJ_X is increased, more compensation (lag introduced. The range is P 215–1. If it is desired to delay the current by the ang	
0x15	PHADJ_B	0	F, the equations are: at 60Hz	
0x18	PHADJ_C	0	at 50Hz	
0x12	L_COMP2_A	16384	The shunt delay compensation is obtained using the equation provided below:	
0x15	L_COMP2_B	16384	where: $f_S = \text{ sampling frequency}$ $f = \text{ main frequency}$	
0x18	L_COMP2_C	16384		

Pulse Generation

WRATE (CE RAM 0x21) along with the PULSE_SLOW and PULSE_FAST bits control the number of pulses that are generated per measured Wh and VARh quantities. The pulse rate is proportional to the WRATE value for a given energy. The meter constant Kh is derived from WRATE as the amount of energy measured for each pulse. That is, if Kh = 1Wh/pulse, a power applied to the meter of 120 V and 30 A results in one pulse per second; if the load is 240 V at 150 A, ten pulses per second are generated.

Normally, the CE takes the values from W0SUM_X and VAR0SUM_X and moves them to APULSEW and APULSER, respectively. Then, pulse generation logic in the CE creates the actual pulses. However, the MPU can take direct control of the pulse generation process by setting EXT_PULSE = 1. In this case, the MPU sets the pulse rate by directly loading APULSEW and APULSER.

Note that since creep management is an MPU function, when the CE manages pulse output (EXT_PULSE = 0) creep management is disabled.

The maximum pulse rate is $3 \times F_S = 7.56 \text{kHz}$.

The maximum time jitter is 1/6 of the multiplexer cycle period (nominally 67µs) and is independent of the number of pulses measured. Thus, if the pulse generator is monitored for one second, the peak jitter is 67ppm. After 10 seconds, the peak jitter is 6.7ppm. The average jitter is always zero. If it is attempted to drive either pulse generator faster than its maximum rate, it simply outputs at its maximum rate without exhibiting any rollover characteristics. The actual pulse rate, using WSUM as an example, is:

$$RATE = \frac{WRATE \cdot WSUM \cdot F_S \cdot X}{2^{46}}Hz$$

where F_S = sampling frequency (2520.6 Hz), X = Pulse speed factor derived from the CE variables PULSE_SLOW and PULSE_FAST.

CE Flow Diagrams

<u>Figure 20</u>, <u>Figure 21</u>, and <u>Figure 22</u> show the data flow through the CE in simplified form. Functions not shown include delay compensation, sag detection, scaling, and the processing of meter equations.




Figure 20. CE Data Flow—Multiplexer and ADC




Figure 21. CE Data Flow—Offset, Gain, and Phase Compensation




Figure 22. CE Data Flow—Squaring and Summation

Ordering Information


PART	TEMP RANGE	ACCURACY (TYP, %)	FLASH (KB)	PIN-PACKAGE
71M6543FT -IGT/F	-40°C to +85°C	0.1	64	100 LQFP
71M6543FT-IGTR/F	-40°C to +85°C	0.1	64	100 LQFP
71M6543HT -IGT/F	-40°C to +85°C	0.1	64	100 LQFP
71M6543HT-IGTR/F	-40°C to +85°C	0.1	64	100 LQFP
71M6543GT -IGT/F	-40°C to +85°C	0.1	128	100 LQFP
71M6543GT-IGTR/F	-40°C to +85°C	0.1	128	100 LQFP
71M6543GHT-IGT/F	-40°C to +85°C	0.1	128	100 LQFP
71M6543GHT-IGTR/F	-40°C to +85°C	0.1	128	100 LQFP

F = Lead(Pb)-free/RoHS-compliant package.

R =Tape and reel.


Package Information

Package outline information is appended to this document. Land patterns (footprints) are inserted below.



- 1. ALL DIMENSIONS IN MM.
- 2. LAND PATTERN COMPLIES TO: IPC7351A.
- 3. TOLERANCE: +/- 0.02 MM.


Typical Operating Circuit



Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/13	Initial release	_
1	8/13	Added description and specif cations for 71M6543GT and 71M6543GHT devices, added note in <i>SPI Flash Mode</i> section about code updates, corrected part numbers listed in the <i>Reading the Info Page</i> section and in the f gures, updated Table 12 for the external interrupts, changed the single-ended inputs from four to two, updated the description of TEMP_START and TEMP_PER in Table 12, updated Table 12 with def nitions for STEMP_T22_P, STEMP_T85_P, T22_P, T85_P and UMUX_SEL, updated CHIP_ID description in Table 12, added description for the <i>UART</i> section	1–69
2	10/13	Removed pins 63–66 as N.C. (no connection) in the <i>Pin Descriptions</i> table	16
3	10/13	Removed "future product" status on 71M6543HT in the <i>Ordering Information</i> table, updated the V _{REF} Error specif cation in the <i>Electrical Characteristics</i>	10, 70
4	12/13	Updated the CXL and CXS capacitor values from 10pF and 15pF to 22pF	
5	2/14	Updated the V _{REF} coeff cients in the <i>Electrical Characteristics</i> table; removed Note 2 from the EC notes; changed CXS and CXL notes in the <i>Recommended External Components</i> table; removed future status from 71M6543GHT in the <i>Ordering Information</i> table	8, 10, 12, 70
6	1/15	Updated the Benef ts and Features section	1
7	12/15	Added Table 11; deleted Table 14, and updated table numbers for new Tables 11–14; updated Table 12 and wording for <i>Reading the Info Page</i> section, and Table 20; corrected land pattern number	
8	4/16	Rebranding only	

Copyright © 2016 Silergy Corp Proprietary information. For Silergy customer use only. Unauthorized distribution or duplication prohibited. Silergy cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Silergy product. No circuit patent licenses are implied. Silergy reserves the right to change the circuitry and specifications without notice at any time. Typical parametric values provided in this data sheet are for guidance only and are not guaranteed.



NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS UNLESS OTHERWISE SPECIFIED.
- 2. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5-2009.
- △ DATUM PLANE ☐ LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE.
- DATUMS A-B AND D TO BE DETERMINED AT CENTERLINE BETWEEN LEADS WHERE LEADS EXIT PLASTIC BODY AT DATUM PLANE H.
- ⚠ TO BE DETERMINED AT SEATING PLANE []
- DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH, BUT DO NOT INCLUDE MOLD PROTRUSION; ALLOWABLE PROTRUSION IS 0.254 MM PER SIDE.
- 7. "N" IS THE TOTAL NUMBER OF TERMINALS.
- A TO BE DETERMINED AT DATUM PLANE H
- 9. PACKAGE TOP DIMENSIONS ARE SMALLER THAN BOTTOM DIMENSIONS AND TOP . OF PACKAGE WILL NOT OVERHANG BOTTOM OF PACKAGE.
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.
- 11. THIS DUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MS-026, A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 13 DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN

SYM_	VARIATION A				
'M _B	MIN.	N□M.	MAX.		
N	100				
е	0.50 BSC.				
b	0.17	0.22	0.27		
b1	0.17	0.20	0.23		
CCC	ı	ı	0.08		
ddd	-	-	0.08		
PKG CODE	C100L-7, C100L-8, C100L-8C, C100L-9, C100L-12				

S _{YMB} U	COMMON DIMENSIONS				
`B_	MIN.	N□M.	MAX.		
Α	-	-	1.60		
A ₁	0.05	ı	0.15		
Aa	1.35	1.40	1.45		
D	16.00 BSC.				
D ₁	14.00 BSC.				
Ε	16.00 BSC.				
E ₁	14.00 BSC.				
L	0.45 0.60 0.75				