

DESCRIPTION

The 73M1903C Analog Front End (AFE) IC includes fully differential hybrid driver outputs, which connect to the telephone line interface through a transformer-based DAA. The receive pins are also fully differential for maximum flexibility and performance. This arrangement allows for the design of a high performance hybrid circuit to improve signal to noise performance under low receive level conditions, and compatibility with any standard transformer intended for PSTN communications applications.

The device incorporates a programmable sample rate circuit to support soft modem and DSP based implementations of all speeds up to V.92 (56 kbps). The sampling rates supported are from 7.2 kHz to 16.0 kHz by programming the pre-scaler NCO and the PLL NCO.

The 73M1903C device incorporates a digital host interface that is compatible with the serial ports found on most commercially available DSPs and processors and exchanges both payload and control information with the host. This interface can be configured as a single master/slave mode or as a daisy chain mode that allows the user to connect up to eight 73M1903C devices to a single host for multi Analog Front End applications, such as, central server modems.

Costs saving features of the device include an input reference frequency circuit, which accepts a range of crystals from 4.9-27 MHz. It also accepts external reference clock values between 1 MHz and 40 MHz generated by the host processor. In most applications, this eliminates the need for a dedicated crystal oscillator and reduces the bill of materials (BOM).

The 73M1903C also supports two analog loop back and one digital loop back test modes.

FEATURES

- Two pairs of software selectable transmit differential outputs for worldwide impedance driver implementations.
- Up to 56 kbps (V.92) performance
- Programmable sample rates (7.2-16.0 kHz)
- Reference clock range of 1-40 MHz
- Crystal frequency range of 4.9-27 MHz
- Master or slave mode operation
- Daisy chain configurable synchronous serial Host interface
- Low power modes
- Fully differential receiver and transmitter Drivers for transformer interface
- 3.0 V – 3.6 V operation
- 5 V tolerant I/O
- Industrial temperature range (-40 to +85 °C)
- JATE compliant transmit spectrum
- Package option: 32-pin QFN

APPLICATIONS

- Central site server modems
- Set Top Boxes
- Personal Video Recorders (PVR)
- Multifunction Peripherals (MFP)
- Fax Machines
- Internet Appliances
- Game Consoles
- Point of Sale Terminals
- Automatic Teller Machines
- Speaker Phones
- Digital Answering Machines
- RF Modems




Table of Contents

1	Pin Description	4
2	Modem Analog Front End (MAFE) Serial Interface	6
2.1	Serial Data and Control.....	7
2.2	Slave Mode and DAISY CHAIN	10
2.3	Control Register Map	12
3	System Control Registers	13
4	GPIO Registers	15
5	PLL Configuration Registers	16
6	Clock Generation	19
6.1	Crystal Oscillator and Prescaler NCO	19
6.2	Analog I/O	22
6.3	Modem Transmitter.....	23
6.4	Transmit Levels	24
6.5	Transmit Power – dBm	25
6.6	Modem Receiver	26
7	Test Modes	29
7.1	Power Saving Modes.....	29
8	Electrical Specifications	30
8.1	Absolute Maximum Ratings	30
8.2	Recommended Operating Conditions.....	30
8.3	Digital Specifications.....	31
8.3.1	DC Characteristics.....	31
8.4	AC Timing	32
9	Analog Specifications	33
9.1	DC Specifications	33
9.2	AC Specifications	33
9.3	Performance.....	34
9.3.1	Receiver.....	34
9.3.2	Transmitter.....	35
10	Mechanical Drawings	37
11	Ordering Information	38
Appendix A		39
73M1903C DAA Resistor Calculation Guide		39
Trans-Hybrid Loss (THL)		41
Appendix B		42
Crystal Oscillator		42
PLL		43
Examples of NCO Settings.....		44
Example 1		44
Example 2		45
Example 3		46
Example 4		47
Revision History		48

Figures


Figure 1: SCLK and \overline{FS} with SckMode=0	8
Figure 2: Control Frame Position versus SPOS.....	8
Figure 3: Serial Port Timing Diagrams	9
Figure 4: 73M1903C Host Connection in Master and Slave Modes	10
Figure 5: 73M1903C Daisy Chaining for Master/Slave Mode and Slave Modes	10
Figure 6: Clock Generation	19
Figure 7: Analog Block Diagram.....	22
Figure 8: Overall TX Path Frequency Response at 8 kHz Sample Rate.....	23
Figure 9: Frequency Response of TX Path for DC to 4 kHz in Band Signal at 8 kHz Sample Rate.....	24
Figure 10: Overall Receiver Frequency Response at 8 kHz Sample Rate.....	26
Figure 11: Rx Passband Response at 8 kHz Sample Rate.....	27
Figure 12: RXD Spectrum of 1 kHz Tone	28
Figure 13: RXD Spectrum of 0.5 kHz, 1 kHz, 2 kHz, 3 kHz and 3.5 kHz Tones of Equal Amplitudes.....	28
Figure 14: Serial Port Data Timing	32
Figure 15: Typical DAA Block Diagram	39
Figure 16: Single Transmitter Arrangement.....	40
Figure 17: Dual transmitter arrangement.....	41
Figure 18: NCO Block Diagram.....	42
Figure 19: PLL Block Diagram	43

Tables

Table 1: 32 QFN Pin Description.....	4
Table 2: Register Map	12
Table 3: Fvco and Kvco Settings at 25°C.....	16
Table 4: PLL Power Down	18
Table 5: Clock Generation Register Settings for Fxtal = 27 MHz	19
Table 6: Clock Generation Register Settings for Fxtal = 24.576 MHz.....	20
Table 7: Clock Generation Register Settings for Fxtal = 9.216 MHz.....	20
Table 8: Clock Generation Register Settings for Fxtal = 24.000 MHz.....	21
Table 9: Clock Generation Register Settings for Fxtal = 25.35 MHz.....	21
Table 10: Peak to RMS Ratios and Maximum Transmit.....	25
Table 11: Receive Gain	26
Table 12: Absolute Maximum Ratings.....	30
Table 13: Recommended Operation Conditions	30
Table 14: DC Characteristics	31
Table 15: Serial Interface Timing	32
Table 16: Reference Voltage Specifications	33
Table 17: Maximum Transmit Levels.....	33
Table 18: Receiver Performance Specifications	34
Table 19: Transmitter Performance Specifications	35

1 Pin Description

The 73M1903C modem Analog Front End (AFE) IC is available in a 32-pin QFN package.



73M1903C QFN 32

Table 1 describes the function of each pin. There are three pairs of power supply pins, VPA (analog), VPD (digital) and VPPLL (PLL). They should be separately decoupled from the supply source in order to isolate digital noise from the analog circuits internal to the chip. VPPLL can be directly connected to VPD. Failure to adequately isolate and decouple these supplies will compromise device performance.

Table 1: 32 QFN Pin Description

Pin Name	Type	Pin #	Description
VND	GND	1, 22	Negative Digital Ground.
VNA	GND	16	Negative Analog Ground.
VPD	PWR	2, 25	Positive Digital Supply.
VPA	PWR	9	Positive Analog Supply.
VPPLL	PWR	20	Positive PLL Supply, shared with VPD.
VNPLL	PWR	17	Negative PLL Ground.
RST	I	26	Master reset. When this pin is a logic 0 all registers are reset to their default states; Weak-pulled high-default. A low pulse longer than 100 ns is needed to reset the device. The device will be ready within 100 μ s after this pin goes to logic 1 state.
OSCIN	I	19	Crystal oscillator input. When providing an external clock source, drive OSCIN.
OSCOUT	O	18	Crystal oscillator circuit output pin.
GPIO(0-7)	I/O	3, 4, 5, 6, 23 24, 30, 31	Software definable digital input/output pins.

Pin Name	Type	Pin #	Description
RXAN	I	14	Receive analog negative input.
RXAP	I	15	Receive analog positive input.
TXAN1	O	10	Transmit analog negative output 1.
TXAN2	O	11	Transmit analog negative output 2.
TXAP1	O	12	Transmit analog positive output 1.
TXAP2	O	13	Transmit analog positive output 2.
SCLK	I/O	8	Serial interface clock. With master mode and SCLK continuous selected, $Freq = 256 * Fs$ ($=2.4576$ MHz for $Fs=9.6$ kHz). For slave mode, this pin must be pulled down by a resistor (<4.7 k Ω).
SDOUT	O	32	Serial data output (or input to the host).
SDIN	I	29	Serial data input (or output from the host).
FS	O	7	Frame synchronization. (Active Low)
TYPE	I	27	Type of frame sync. 0 = late (mode0); 1 = early (mode1). Weak-pulled high – default
SckMode	I	28	Controls the SCLK behavior after FS. Open, weak-pulled high = SCLK Continuous; tied low = 32 clocks per R/W cycle.
FSD	O	21	Delayed frame sync to support daisy chain mode with additional 73M1903C devices.

2 Modem Analog Front End (MAFE) Serial Interface

The Modem Analog Front End (MAFE) serial data port is a bi-directional port that is supported by most DSPs. The typical I²S (Inter-IC Sound, NXP semiconductor) bus can be easily converted into MAFE compatible interface. The 73M1903C can be configured either as a master or a slave of the serial interface. When the 73M1903C is configured as a master device, it generates a serial bit clock, Sclk, from a system clock, Sysclk, which is normally an output from an on-chip PLL that can be programmed by the user. In master mode, the serial bit clock is always derived by dividing the system clock by 18. The Sclk rate, Fsclk, is related to the frame synchronization rate (sample rate), Fs, by the relationship $Fsclk = 256 \times Fs$ or $Fs = Fsclk / 256 = Fsys / 18 / 256 = Fsys / 4608$, where Fsys is the frequency of Sysclk. Fs is also the rate at which both transmit and receive data bytes are sent (received) to (by) the Host.

Throughout this document two pairs of sample rate, Fs, and crystal frequency, Fxtal, will be often cited to facilitate discussions. They are:

1. $Fxtal_1 = 27 \text{ MHz}$, $Fs_1 = 7.2 \text{ kHz}$
2. $Fxtal_2 = 18.432 \text{ MHz}$, $Fs_2 = 8 \text{ kHz}$.
3. $Fxtal_3 = 24.576 \text{ MHz}$, $Fs_3 = 9.6 \text{ kHz}$

Upon reset, until a switch to the PLL based clock, Pllclk, occurs, the system clock will be at the crystal frequency, Fxtal, and therefore the serial bit clock will be $sclk = Fsys/18 = Fxtal/18$.

Examples:

1. If $Fxtal_1 = 27.000 \text{ MHz}$, then $sclk=1.500 \text{ MHz}$ and $Fs=sclk/256 = 5.859375 \text{ kHz}$.
2. If $Fxtal_2 = 18.432 \text{ MHz}$, then $sclk=1.024 \text{ MHz}$ and $Fs=sclk/256 = 4.00 \text{ kHz}$.
3. If $Fxtal_3 = 24.576 \text{ MHz}$, then $sclk=1.3653 \text{ MHz}$ and $Fs=sclk/256 = 5.33 \text{ kHz}$.

When 73M1903C is programmed through the serial port to a desired Fs and the PLL has settled out, the system clock will transition to the PLL-based clock in a glitch-less manner.

Examples:

1. If $Fs_1 = 7.2 \text{ kHz}$, $Fsys = 4608 * Fs = 33.1776 \text{ MHz}$ and $sclk = Fsys / 18 = 1.8432 \text{ MHz}$.
2. If $Fs_2 = 8.0 \text{ kHz}$, $Fsys = 4608 * Fs = 36.8640 \text{ MHz}$ and $sclk = Fsys / 18 = 2.048 \text{ MHz}$.
3. If $Fs_3 = 9.6 \text{ kHz}$, $Fsys = 4608 * Fs = 44.2368 \text{ MHz}$ and $sclk = Fsys / 18 = 2.4576 \text{ MHz}$.

This transition is entirely controlled by the host. Upon reset or power down of PLL and/or analog front end, the chip will automatically run off the crystal until the host forces the transition by setting Frcvco bit (Bit 7 in Register0E). The transition should be forced on or after the second frame synch period following the write to a designated PLL programming registers (Register08 to Register0D).

When reprogramming the PLL the host should first transition the system clock to the crystal before reprogramming the PLL so that any transients associated with it will not adversely impact the serial port communication.

Power saving is accomplished by disabling the analog front end by clearing ENFE bit (bit 7 Register00).

During the normal operation, a data frame sync signal (\overline{FS}) is generated by the 73M1903C at the rate of Fs. For every data \overline{FS} there are 16 bits transmitted and 16 bits received.

The frame synchronization (\overline{FS}) signal is pin programmable for type (Figure 1). \overline{FS} can either be early or late determined by the state of the TYPE input pin. When Type pin is left open (high), an early \overline{FS} is generated in the bit clock prior to the first data bit transmitted or received. When held low, a late \overline{FS} operates as a chip select; the \overline{FS} signal is active (low) for all bits that are transmitted or received. The TYPE input pin is sampled when the reset pin is active (low) and ignored at all other times. The final state of the TYPE pin as the reset pin is de-asserted determines the frame synchronization mode used.

2.1 Serial Data and Control

The bits transmitted on the SDOUT pin are defined as follows:

Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
RX15	RX14	RX13	RX12	RX11	RX10	RX9	RX8	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0

If the HC bit (Bit 0 of Register 01) is set to zero, the 16 bits that are received on the SDIN are defined as follows:

Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TX15	TX14	TX13	TX12	TX11	TX10	TX9	TX8	TX7	TX6	TX5	TX4	TX3	TX2	TX1	CTL

In this case LSB(TX0) in a transmit bit stream is forced to 0 automatically.

If the Hardware Control bit (Bit 0 of Register 01) is set to one, the 16 bits that are received on the SDIN input are defined as follows:

Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TX15	TX14	TX13	TX12	TX11	TX10	TX9	TX8	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0

Bit 15 is transmitted/received first. Bits RX15:0 are the receive code word. Bits TX15:0 are the transmit code word. If the hardware control bit is set to one, a control frame is initiated between every pair of data frames. If the hardware control bit is set to zero, CTL is used by software to request a control frame. If CTL is high, a control frame will be initiated before the next data frame. A control frame allows the controller to read or write status and control to the 73M1903C.

The control word received on the SDIN pin is defined as follows:

Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
R/W	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0

The control word transmitted on the SDOUT pin is defined as follows:

Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	0	0	0	0	0	0	D7	D6	D5	D4	D3	D2	D1	D0

If the R/W bit (Bit15 of control word) is set to a 0, the data byte transmitted on the SDOUT pin is all zeros and the data received on the SDIN pin is written to the register pointed to by the received address bits; A6-A0. If the R/W bit is set to a 1, there is no write to any register and the data byte transmitted on the SDOUT pin is the data contained in the register pointed to by address bits A6-A0. Only one control frame can occur between any two data frames.

Writes to unimplemented registers are ignored. Reading an unimplemented register returns an unknown value. The position of a control data frame is controlled by the SPOS; bit 1 of register 01h. If SPOS is set to a 0 the control frames occur mid way between data frames, i.e., the time between data frames is equal. If SPOS is set to a 1, the control frame is ¼ of the way between consecutive data frames, i.e., the control frame is closer to the first data frame. This is illustrated in Figure 2.

The 73M1903C IC includes a feature that shuts off the serial clock (SCLK) after 32 cycles of SCLK following the frame synch (Figure 1). The SckMode pin controls this mode. If this pin is left open, the clock will run continuously. If SckMode is set low, the clock will be gated on for 32 clocks for each FS. The SDOUT and \overline{FS} pins change values following a rising edge of SCLK. The SDIN pin is sampled on the falling edge of SCLK. Figure 3 shows the timing diagrams for the serial port.




Figure 1: Effect of the TYPE (FS mode) on \overline{FS} with SckMode=0







Figure 2: Control Frame Position versus SPOS




Data Frame with early Frame Sync



Data Frame with late Frame Sync



Control Frame with early Frame Sync



Control Frame with late Frame Sync




Figure 3: Serial Port Timing Diagrams

2.2 Slave Mode and DAISY CHAIN

If the SCLK pin is externally pulled down to ground by a $4.7k\Omega$ resistor, the 79M1903C device is in the slave mode, after reset. In this mode of operation the serial clock (SCLK) and FS are inputs to 79M1903C provided by the Master device. The serial clock input must be connected to OSCIN pin while SCLK pin of 73M1903C is unconnected, except for the resistor connected to ground (see Figures 4 and 5). The 73M1903C PLL must be programmed to multiply the serial clock frequency by an appropriate factor in order to obtain F_{sys} . Therefore the serial clock has to be continuous and without low frequency jitter (the high frequency jitter is rejected by the 79M1903C PLL). The SckMode pin is not used since the Master device provides \overline{FS} and serial clock.




Figure 4: 73M1903C Host Connection in Master and Slave Modes




Figure 5: 73M1903C Daisy Chaining for Master/Slave Mode and Slave Modes

In order to daisy chain two or more 73M1903C devices, the master must be programmed into hardware controlled control frame mode by setting the HC bit (bit 0 in Register01) to 1, then set \overline{FSDEn} (bit 3 in Register06), and then set CkoutEn bit (bit 3 in Register01) to allow the \overline{FSD} to come through. The first frame after enabling \overline{FSD} must be Data. For the two daisy chained devices, the data/control frames are 32 bits. The first 16 bits go to the first device; the next 16 bits go to the second device in the chain, as timed by \overline{FSD} of the first device. For four daisy-chained devices, the data/control frames are 64 bits. The first 16 bits go to the first device in the chain; the next 16 bits go to the second device in the chain as started by \overline{FSD} of the first device, etc. \overline{FSD} is always "Late Type" frame sync.

Up to eight 73M1903C devices may be daisy-chained if the control frame sync is placed at the middle of the data frame sync interval. Four devices may be daisy-chained if the control frame sync is placed at the 1/4 of the data frame sync interval. In all cases involving slave and daisy chain operation, only hardware controlled Control Frames are supported. Software requested control frames are not allowed.

In slave mode the relationship of F_s and F_{sclk} is F_{sclk}/F_s , with a range of from 96 to 256 SCLKs per F_s . Again, the host controls the relationship of F_s to SCLK, with the condition that $F_{sclk} > 750$ kHz and $F_{sys} = 4608 * F_s$. The 79M1903C PLL must be programmed to generate F_{sys} with those conditions. To program the 73M1903C NCOs, $OSCIN (F_{sclk}) = SCLK = F_{ref}$ when $Pdvsr = 1$ and $Prst = 0$ in the calculations. F_{sys} in the previous discussion is F_{vco} in the calculations which is equal to $4608 * F_s$. For example, two typical cases are $F_{sclk} = 256 * F_s$ and $F_{sclk} = 144 * F_s$.

For the case when $F_{sclk} = 256 * F_s$ and $F_s = 8$ kHz, the 79M1903C PLL has to be set to $F_{sys} = 4608 * F_s = 36.864$ MHz, and $Sclk = 256 * 8$ kHz = 2.048 MHz. Therefore $Ndvsr = 36.864 / 2.048 = 18$ (12h) and $Nrst = 0$

For the case when $F_{sclk} = 144 * F_s$ and $F_s = 8$ kHz, the 79M1903C PLL has to be set to $F_{sys} = 4608 * F_s = 36.864$ MHz and $Sclk = 144 * 8$ kHz = 1.152 MHz. Therefore $Ndvsr = 36.864 / 1.152 = 32$ (20h) and $Nrst = 0$

2.3 Control Register Map

Table 2 shows the map of addressable registers in the 73M1903C. Each register and its bits are described in detail in the following sections.

Table 2: Register Map

Register Name	Address	Default	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
CTRL	00h	08h	ENFE	SELTX2	TXBST[1:0]		TXDIS	RXG[1:0]		RXGAIN	
TEST	01h	00h	TMEN	DIGLB	ANALB	INTLB	CkoutEn	RXPULL	SPOS	HC	
DATA	02h	FFh	GPIO7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2	GPIO 1	GPIO 0	
DIR	03h	FFh	DIR7	DIR6	DIR5	DIR4	DIR3	DIR2	DIR1	DIR0	
Register04	04h	00h	Reserved								
Register05	05h	00h	Reserved								
REV	06h	60h	Rev[3:0]				FSDEn	Reserved			
Register07	07h	00h	Reserved								
PLL_PSEQ	08h	00h	Pseq[7:0]								
PLL_RST	09h	0Ah	Prst[2:0]			Pdvsr[4:0]					
PLL_KVCO	0Ah	22h	lchp[3:0]				Reserved	Kvco[2:0]			
PLL_DIV	0Bh	12h	–	Ndvsr[6:0]							
PLL_SEQ	0Ch	00h	Nseq[7:0]								
XTAL_BIAS	0Dh	C0h	Xtal[1:0]		Reserved		–	Nrst[2:0]			
PLL_LOCK	0Eh	00H	Frcvco	PwdnPll	LockDet	–	–	–	–	–	

Note: Register or bit names in bold underline denotes the READ ONLY bits and registers.
 Register bits marked “–” are not used. Writing any value to these bits does not affect the operation.
 Reserved are bits reserved for factory test purpose only. Do not attempt to write these locations to values other than their default to prevent unexpected operation.
 Register Bit notations used in this document are as follows.
 - Registerxx: Register05 represents the register with Address 0x05
 - BIT(s)NAME[MSB:LSB] ; Rev[3:0] represents 4 bits of Rev3, Rev2, Rev1 and Rev0.
 -(RegisterAddress[BIT(s)]) ; (0X00[7]) represents Bit 7 of Register address 0x00, ENFE bit
 (0X06[7:4]) represents Bit 7, Bit 6, Bit 5 and Bit 4 of Register address 06, Rev[3:0].

3 System Control Registers

Register00 (CTRL): Address 00h

Reset State 08h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ENFE	SelTX2	TXBST	TXBST0	TXDIS	RXG1	RXG0	RXGAIN

ENFE	(0X00[7])	Enable Front End. 1 = Enable the digital filters and analog front end. 0 = Disable the analog blocks shut off the clocks to the digital and analog receive/transmit circuits.
SelTX2	(0X00[6])	Select Tx driver 2 1 = Selects Secondary transmitter (TXAP2 and TXAN2) if TXDIS=0 0 = Selects Primary transmitter (TXAP1 and TXAN1) if TXDIS=0
TXBST1	(0X00[5])	1 = Add a gain of 1.335dB (16.6%) to the transmitter; also the common mode voltage of the transmit path is increased to 1.586 V. This is intended for enhancing DTMF transmit power only and should not be used in data mode. 0 = No gain is added
TXBST0	(0X00[4])	1 = A gain of 1.65 dB(21%) is added to the transmitter 0 = The gain of the transmitter is nominal
TXDIS	(0X00[3])	1 = Tri-state the TXAP1,2 and TXAN1,2 pins, provides a bias of VBG into 80 k Ω for each output pin
RXG(1:0)	(0X00[2:1])	Rx Gain Selection 00 = 6 dB Receive Gain 01 = 9 dB 10 = 12 dB 11 = 0 dB
RXGAIN	(0X00[0])	20 dB RxGain Enable. This gain selection can be used for line snoop or Caller ID detection. 1 = Increase the gain of the receiver by 20 dB. 0 = Normal operation

Register01 (TEST): Address 01h

Reset State 00h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TMEN	DIGLB	ANALB	INTLB	CkoutEn	RXPULL	SPOS	HC

TMEN	(0X01[7])	Test Mode Enable. 0 = Normal operation 1 = Enable test modes.
DIGLB	(0X01[6])	Digital Loop back Enable 0 = Normal operation 1 = Tie the serial bit stream from the digital transmit filter output to the digital receive filter input.
ANALB	(0X01[5])	Analog Loop back Enable 0 = Normal operation 1 = Tie the analog output of the transmitter to the analog input of the receiver.
INTLB	(0X01[4])	Internal Loop back Enable. (Remote Analog Loop back) 0 = Normal operation 1 = Tie the digital serial bit stream from the analog receiver output to the analog transmitter input.
CkoutEn	(0X01[3])	Clock Output Enable 1 = Enable the CLKOUT output; This bit must be set after the FSDEn bit is set to enable daisy chain mode. 0 = CLKOUT tri-stated, for normal operation.
RXPULL	(0X01[2])	1 = Pulls DC Bias to RXAP/RXAN pins, thru 100Kohm each, to VREF, to be used in testing Rx path. 0 = No DC Bias to RXAP/RXAN pins
SPOS	(0X01[1])	1 = Control frames occur after one quarter of the time between data frames has elapsed. 0 = Control frames occur half way between data frames.
HC	(0X01[0])	1 = Control frame generation is under hardware control, bit 0 of data frames on SDIN is bit 0 of the transmit word and control frames happen automatically after every data frame. 0 = Control frame generation is under software control, bit 0 of data frames on SDIN is a control frame request bit and control frames happen only on request.

Register06 (REV): Address 06h

Reset State 60h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Rev(3:0)				FSDEn	Reserved		

Rev(3:0)	(0X06[7:4])	Contain the revision ID of the 73M1903C device. The rest of this register is for chip development purposes only and is not intended for customer use. Do not write to reserved locations.
FSDEn	(0X06[3])	Delayed Frame Sync Enable. This bit shall be enabled if the daisy chain mode is used. 1 = Delayed frame sync for daisy chaining of additional 73M1903C devices. 0 = FSD tristated, for normal operation.

4 GPIO Registers

The 73M1903C provides 8 user definable I/O pins. Each pin is programmed separately as either an input or an output by a bit in a direction register. If the bit in the direction register is set high, the corresponding pin is an input whose value is read from the GPIO data register. If it is low, the pin will be treated as an output whose value is set by the GPIO data register.

To avoid unwanted current contention and consumption in the system from the GPIO port before the GPIO is configured after a reset, the GPIO port I/Os are initialized to a high impedance state. The input structures are protected from floating inputs, and no output levels are driven by any of the GPIO pins. The GPIO pins are configured as inputs or outputs when the host controller (or DSP) writes to the GPIO direction register. The GPIO direction and data registers are initialized to all ones (FFh) upon reset.

Register02 (DATA): Address 02h

Reset State FFh

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0

GPIO(7:0) (0X02[7:0]) Bits in this register will be asserted on the GPIO(7:0) pins if the corresponding direction register bit is a 0. Reading this address will return data reflecting the values of pins GPIO(7:0).

Register03 (DIR): Address 03h

Reset State FFh

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DIR7	DIR6	DIR5	DIR4	DIR3	DIR2	DIR1	DIR0

DIR(7:0) (0X03[7:0]) This register is used to designate the GPIO pins as either inputs or outputs. If the register bit is reset to 0, the corresponding GPIO pin is programmed as an output. If the register bit is set to a 1, the corresponding pin will be configured as an input.

5 PLL Configuration Registers

Register08 (PLL_PSEQ): Address 08h

Reset State 00h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Pseq(7:0)							

Pseq(7:0) (0X08[7:0]) This corresponds to the sequence of divisor. If Prst(2:0) setting in Register09 is 00, this register is ignored.

Register09 (PLL_RST): Address 09h

Reset State 0Ah

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Prst(2:0)			Pdvsr(4:0)				

Prst(2:0) represents the rate at which the sequence register is reset.
Pdvsr(4:0) represents the divisor.

Register0A (PLL_KVCO): Address 0Ah

Reset State 22h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
lchp(3:0)				Reserved	Kvco(2:0)		

lchp(3:0) (0X0A[:47]) represents the size of the charge pump current in the PLL. This charge pump current can be calculated with $I_{chp} = 2.0\mu A * (2 + I_{chp0} + I_{chp1} * 2^1 + I_{chp2} * 2^2 + I_{chp3} * 2^3) * (T/T_0)$, where $T_0=300\text{ C}^\circ$ and $T=\text{Temperature in K}^\circ$.

Bit 3 is a reserved control bit. This bit shall remain 0 always.

Kvco(2:0) (0X0A[2:0]) Represents the magnitude of Kvco associated with the VCO within PLL.

Table 3: Fvco and Kvco Settings at 25°C

Kvco2	Kvco1	Kvco0	Fvco	Kvco
0	0	0	33 MHz	38 MHz/v
0	0	1	36 MHz	38 MHz/v
0	1	0	44 MHz	40 MHz/v
0	1	1	48 MHz	40 MHz/v
1	0	0	57 MHz	63 MHz/v
1	0	1	61 MHz	63 MHz/v
1	1	0	69 MHz	69 MHz/v
1	1	1	73 MHz	69 MHz/v

Register0B (PLL_DIV): Address 0Bh

Reset State 12h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Unused	Ndvsr(6:0)						

Ndvsr(6:0) (0X0B[6:0]) Represents the divisor. If Nrst{2:0} =0 this register is ignored.

Register0C (PLL_SEQ): Address 0Ch

Reset State 00h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Nseq(7:0)							

Nseq(7:0) (0X0C[7:0]) Represents the divisor sequence.

Register0D (XTAL_BIAS): Address 0Dh

Reset State 48h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Xtal(1:0)		Reserved		–	Nrst(2:0)		

Xtal(1:0) (0X0D[7:6]) Crystal Oscillator bias current selection

00 = Xtal osc. bias current at 120 μ A

01 = Xtal osc. bias current at 180 μ A

10 = Xtal osc. bias current at 270 μ A

11 = Xtal osc. bias current at 450 μ A

If OSCIN is used as a Clock input, the 00 setting should be used to save power.

Nrst(2:0) (0X0D[2:0]) Represents the rate at which the NCO sequence register is reset.

The address 0Dh must be the last register to be written to when effecting a change in PLL.

Register0E (PLL_LOCK): Address 0Eh

Reset State 00h

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Frcvco	PwdnPLL	LockDet	–	–	–	–	–

Frcvco (0X0E[7]) Force Vco as System clock Enable.
 0 = Xtal oscillator as system clock.
 1 = forces VCO as system clock. This bit is set to 0 upon reset, PwdnPll = 1 or ENFE = 0. Both PwdnPll and ENFE are delayed coming out of digital section to keep PLL alive long enough to transition the system clock to crystal clock when Frcvco is reset by PwdnPLL or ENFE.

PwdnPll (0X0E[6]) PLL Power down Enable Please refer to the Table 4.
 1 = forces Power down of PLL analog section.
 0 = normal operation

LockDet (0X0E[5]) PLL Lock indicator. Read only.
 1 = PLL locked
 0 = PLL not locked.

Table 4: PLL Power Down

ENFE (Register00 bit7)	PwdnPll (Register0E bit6)	PLL
0	X	PLL Power Off
1	0	PLL Power On
1	1	PLL Power Off

6 Clock Generation

6.1 Crystal Oscillator and Prescaler NCO

The crystal oscillator operates over wide choice of crystals (from 4.9 MHz to 27 MHz) and it is first input to a Numerically Controlled Oscillator (NCO) -based prescaler (divider) prior to being passed onto an on-chip PLL. The intent of the prescaler is to convert the crystal oscillator frequency, F_{xtal} , to a convenient frequency to be used as a reference frequency, F_{ref} , for the PLL. The NCO prescaler requires a set of three numbers to be entered through the serial port (Pseq[7:0], Prst[2:0] and Pdvrs[2:0]. The PLL also requires 3 numbers as for programming; Ndvrs[6:0], Nseq[7:0], and Nrst[2:0]. The following is a brief description of the registers that control the NCOs, PLLs, and sample rates for the 73M1903C IC. The tables show some examples of the register settings for different clock and sample rates. A more detailed discussion on how these values are derived can be found in Appendix B.




Figure 6: Clock Generation

Table 5: Clock Generation Register Settings for $F_{xtal} = 27$ MHz

Reg Address	8h	9h	Ah	Bh	Ch	Dh*	Ichnp (μ A)	Kvco [2:0]
Fs(kHz)								
7.2	DA	EF	20	13	10	C4	8	0
8.0	DA	EF	31	15	04	C2	10	1
$2.4 \cdot 8 / 7 \cdot 3 = 8.22857142858$	80	F5	41	1D	06	C2	12	1
8.4	DA	EF	31	16	14	C4	10	1
9.0	DA	EF	31	18	XX	C0	10	1
9.6	DA	EF	32	19	1A	C4	10	2
$2.4 \cdot 10 / 7 \cdot 3 = 10.2857142857$	DA	EF	43	1B	54	C6	12	3
$2.4 \cdot 8 / 7 \cdot 4 = 10.9714285714^*$	40	C7	23	0D	A4	C7	8	3
11.2*	54	C7	23	0E	10	C4	8	3
12.0	DA	EF	24	20	XX	C0	8	4
12.8*	80	E8	15	11	0E	C3	6	5
$2.4 \cdot 10 / 7 \cdot 4 = 13.7142857143$	54	CB	26	1A	0E	C3	8	6
14.4	DA	EF	46	26	14	C4	12	6
16.0	A4	E9	17	19	1A	C4	6	7

Table 6: Clock Generation Register Settings for Fxtal = 24.576 MHz

Reg Address Fs(kHz)	8h	9h	Ah	Bh	Ch	Dh*	Ichp (μ A)	Kvco [2:0]
7.2	XX	0A	10	0D	02	C1	6	0
8.0	XX	0A	11	0F	XX	C0	6	1
$2.4*8/7*3 = 8.22857142858$	0E	68	11	0D	02	C1	6	1
8.4	XX	0A	21	0F	0E	C3	8	1
9.0	XX	0A	21	10	FE	C7	8	1
9.6	XX	0A	22	12	XX	C0	8	2
$2.4*10/7*3 = 10.2857142857$	04	49	23	12	XX	C0	8	3
$2.4*8/7*4 = 10.9714285714$	0E	68	23	12	XX	C0	8	3
11.2	XX	0A	23	15	XX	C0	8	3
12	XX	0A	14	16	02	C1	6	4
12.8	XX	0A	15	18	XX	C0	6	5
$2.4*10/7*4 = 13.7142857143$	XX	07	16	12	XX	C0	6	6
14.4	XX	0A	26	1B	XX	C0	8	6
16.0	XX	08	17	18	XX	C0	6	7

Table 7: Clock Generation Register Settings for Fxtal = 9.216 MHz

Reg Address Fs(kHz)	8h	9h	Ah	Bh	Ch	Dh*	Ichp (μ A)	Kvco [2:0]
7.2	XX	04	20	0E	14	C4	8	0
8.0	XX	04	31	10	XX	C0	10	1
8.4	XX	04	31	10	1E	C4	10	1
9.0	XX	04	31	12	XX	C0	10	1
9.6	XX	04	32	13	10	C4	10	2
$2.4*8/7*4 = 10.9714285714$	02	23	33	13	10	C4	10	3
11.2	XX	04	33	16	14	C4	10	3
12	XX	04	24	18	XX	C0	8	4
12.8	XX	04	35	19	1A	C4	10	5
14.4	XX	08	66	39	1A	C4	16	6
16.0	XX	03	17	18	XX	C0	6	7

Table 8: Clock Generation Register Settings for Fxtal = 24.000 MHz

Reg Address Fs(kHz)	8h	9h	Ah	Bh	Ch	Dh*	lchp (μ A)	Kvco [2:0]
	7.2	DA	EF	30	15	1A	C4	10
8.0	02	2C	31	13	10	C4	10	1
$2.4*8/7*3 = 8.22857142858$	08	72	41	1C	3E	C5	12	1
8.4	DA	EF	41	19	10	C4	12	1
9.0	08	66	11	0A	1E	C4	6	1
9.6	DA	EF	42	1C	1E	C4	12	2
$2.4*10/7*3 = 10.2857142857$	DA	EF	43	1E	7E	C6	12	3
$2.4*8/7*4 = 10.9714285714$	3E	A9	33	14	76	C6	10	3
11.2	DA	EF	53	21	1A	C4	14	3
12	08	66	14	0E	14	C4	6	4
12.8	DA	EF	45	26	14	C4	12	5
$2.4*10/7*4 = 13.7142857143$	10	8C	46	20	80	C7	12	6
14.4	54	CA	46	1C	3E	C5	12	6
16.0	A4	E9	17	1C	1E	C4	6	7

Table 9: Clock Generation Register Settings for Fxtal = 25.35 MHz

Reg Address Fs(kHz)	8h	9h	Ah	Bh	Ch	Dh*	lchp (μ A)	Kvco [2:0]
	7.2	92	F4	50	1A	06	C2	14
16.0	40	CA	17	1D	02	C1	6	7

6.2 Analog I/O

Figure 7 shows the block diagram of the analog front end. The analog interface circuit uses differential transmit and receive signals to and from the external circuitry.

The hybrid driver in the 73M1903C is capable of connecting directly, but not limited to, a transformer-based Direct Access Arrangement (DAA). The hybrid driver is capable of driving the DAA's line coupling transformer and load impedance. The hybrid drivers can also drive high impedance loads without modification.

An on-chip band gap voltage is used to provide an internal voltage reference and bias currents for the analog receive and transmit channels. The reference derived from the bandgap, nominally 1.25 V, is multiplied to 1.36 Volts and output at the VREF pin. Several voltage references, nominally 1.25 V, are used in the analog circuits. The band gap and reference circuits are disabled after a chip reset since the ENFE (Register00 bit7) is reset to a default state of zero. When ENFE=0, the band gap voltage and the analog bias currents are disabled. In this case all of the analog circuits are powered down and draw less than 5 μ A of current.

A clock generator (CKGN) is used to create all of the non-overlapping phase clocks needed for the time sampled switched-capacitor circuits, ASDM, DAC1, and TLPF. The CKGN input is 2 times the analog/digital interface sample rate or 3.072 MHz clock for $F_s=8$ kHz.




Figure 7: Analog Block Diagram

6.3 Modem Transmitter

The modem transmitter begins with a 48 tap Transmit Interpolation Filter (TIF) that takes in the 16-bit, two's complement numbers (TXD) at SDIN pin at $F_s=8$ kHz rate. It up-samples (interpolates) the data to 16 kHz rate rejecting the images at multiples of 8 kHz that exist in the original TXD data stream and outputs 16-bit, two's complement numbers to a digital sigma-delta modulator. The gain of the interpolation filter is 0.664 (−3.56 dB) at dc.

The digital sigma-delta modulator (DSDM) takes 16-bit, two's complement numbers as input and generates a 1's bit stream which feeds into a D to A converter (DAC1). The gain through DSDM is 1.0. DSDM takes 16-bit, two's complement numbers as input and generates a 1's bit stream that feeds into a D to A converter (DAC1).

DAC1 consists of a 5-tap FIR filter and a first order switched capacitor low pass filter both operating at 1.536 MHz. It possesses nulls at multiples of 384 kHz to allow decimation by the succeeding filter.

DAC1's differential output is fed to a 3rd-order switched-capacitor low pass filter (TLPF). The output of TLPF drives a continuous time smoothing filter. The sampling nature of the transmitter leads to an additional filter response that affects the in-band signals. The response is in the form of $\sin(x)/x$ and can be expressed as $20 \cdot \log [(\sin(\pi f/f_s))/(\pi f/f_s)]$ where f = signal frequency and f_s = sample frequency = 16 kHz. Figure 8 and Figure 9 show the frequency response of the transmit path from TXD to TXAP/TXAN. The transmit bandwidth is about 3.65 kHz when $F_s=8$ kHz. The bandwidth scales with F_s , the sampling rate. In case of $F_s=9.6$ kHz, then the bandwidth is $3.65 \text{ kHz} \times 9.6/8 = 4.38 \text{ kHz}$ and $F_s=10.28$ kHz, the bandwidth is $3.65 \text{ kHz} \times 10.28/8 = 4.69 \text{ kHz}$. This is applicable for both transmit and receive path filters.




Figure 8: Overall TX Path Frequency Response at 8 kHz Sample Rate




Figure 9: Frequency Response of TX Path for DC to 4 kHz in Band Signal at 8 kHz Sample Rate

6.4 Transmit Levels

The 16-bit transmit code word written by the DSP to the Digital Sigma-Delta Modulator (DSDM) (via TIF) has a linear relationship with the analog output signal. So, decreasing a code word by a factor of 0.5 will result in a 0.5 (-6dB) gain change in the analog output signal.

The following formula describes the relationship between the transmit code word and the output level at the transmit pins (TXAP/TXAN):

$$V_{out} (V) = 2 * code/32,767 * DSDMgain * dacGAIN * VREF * TLPFgain * SMFLTgain * FreqFctr$$

V_{out} is the differential peak voltage at the TXAP and TXAN pins.

$Code$ is the 16-bit, two's complement transmit code word written out by the DSP to the DSDM (via TIF). The code word falls within a range of $\pm 32,767$. For a sinusoidal waveform, the peak code word is used in the formula to obtain the peak output voltage.

$DSDMgain$ is the scaling factor used on the transmit code word to reduce the possibility of saturating the modulator. This value is set to 0.640625 (-3.555821dB) at dc in the 48 tap transmit interpolation filter (TIF) that precedes DSDM.

$dacGAIN$ is the gain of the DAC. The value $dacGAIN$ is calculated based on capacitor values inside DAC1 and $dacGAIN=8/9=0.8889$. The number 32,767 refers to the code word that generates an 82% 1's pulse density at the output of the DSDM. As can be seen from the formula, the D to A conversion is dependent on the level of $VREF$. Also when DTMFBST bit is set, $VREF$ is increased from 1.36 V to 1.586 V to allow higher transmit level or 16.6% increase in gain. This bit is intended for enhancing the DTMF transmit level and should not be used in data mode.

TLPFgain is the gain of TLPF and nominally equals to 0.00 dB or 1.0.

SMFLTgain is the gain of SMFLT and nominally equal to 1.445 or 3.2 dB.

When TXBST0 bit is set, the gain is further increased by 1.65 dB (1.21) for the total of 4.85 dB. This is to accommodate greater hybrid insertion loss encountered in some applications.

FreqFctr shows dependency of the entire transmit path on frequency. See Figure 8.

With the transmit code word of +/- 32,767, the nominal differential swing at the transmit pins at dc is:

$$V_{out} (V) = 2 * code/32,767 * DSDMgain * dacGAIN * VREF * TLPGain * SMFLTgain * FreqFctr \\ = 2 * 32,767/32767 * 0.6640625 * 0.8889 * 1.36 * 1.0 * 1.4454 * 1.0 = 2.31V_{pk} \text{ diff.}$$

When DTMFBST bit is set, $V_{out} (V) = 1.166 * 2.31 = 2.693V_{pk} \text{ diff.}$

When TXBST0 bit is set, $V_{out} (V) = 1.21 * 2.31 = 2.795V_{pk} \text{ diff.}^{(1)}$

When both DTMFBST and TXBST0 are set to 1, $V_{out} (V) = 2.795 * 1.166 = 3.259V_{pk} \text{ diff.}$

[1] If not limited by power supply or internal reference.

6.5 Transmit Power – dBm

To calculate the analog output power, the peak voltage must be calculated and the peak to rms ratio (crest factor) must be known. The following formula can be used to calculate the output power, in dBm referenced to 600 Ω.

$$P_{out} (dBm) = 10 * \log [(V_{out} (V) / cf)^2 / (0.001 * 600)]$$

The following example demonstrates the calculation of the analog output power given a 1.2 kHz FSK tone (sine wave) with a peak code word value of 11,878 sent out by the DSP.

The differential output voltage at TXAP-TXAN will be:

With $FreqFctr = 1.02$, (See Figure 8)

$$V_{out} (V) = 2 * (11,878/32,767) * 0.6640625 * 0.8889 * 1.36 * 1.0 * 1.4454 * 1.02 = 0.841 V_{pk}.$$

The output signal power will be:

$$P_{out} (dBm) = 10 * \log [(0.841 / 1.41)^2 / (0.001 * 600)] = -2.29 \text{ dBm.}$$

Table 10: Peak to RMS Ratios and Maximum Transmit Levels for Various Modulation Types

Transmit Type	Crest Factor	Max Line Level
V.90	4.0	-12 dBm
QAM	2.31	-9 dBm
DPSK	1.81	-9 dBm
FSK	1.41	-9 dBm
DTMF	1.99	-5.7 dBm

6.6 Modem Receiver

A differential receive signal applied at the RXAP and RXAN pins. The DC bias for the RXAP/RXAN inputs is supplied from TXAP/TXAN thru the external DAA in normal conditions. It can be supplied internally, in the absence of the external DAA, by setting RXPULL bit in Register02.

The receive signal goes into a second-order continuous time, Sallen-Key, low-pass filter (AAF) with a 3 dB point at approximately 40 kHz. The filtered output signal is the input to an analog sigma-delta modulator (ASDM), clocked at an over sampling frequency of 1.536 MHz for $F_s = 8$ kHz, which converts the analog signal to a serial bit stream with a pulse density that is proportional to the amplitude of the analog input signal.

There are three gain control bits for the receive path. The RXGAIN bit in control register one results in a +20 dB gain of the receive signal when set to 1. This 20 dB of gain compensates for the loss through the DAA while on hook and is used for Caller ID reception. This gain is realized in the front end of ASDM. The other gain bits in control register 1, RXG1:0, compensate for differences in loss through the receive path.

Table 11: Receive Gain

RXG1	RXG0	Receive Gain Setting
0	0	6 dB
0	1	9 dB
1	0	12 dB
1	1	0 dB

The output of ASDM is a serial bit stream that feeds multiple digital sinc³ filters. The filters are synchronized so that there is one sample available after every 96 analog samples or at a rate of 16 kHz for $F_s=8$ kHz. The output of the sinc³ filter is a 17 bit, two's complement number representing the amplitude of the input signal. The sinc³ filter, by virtue of holding action (for 96 sample period), introduces a droop in the passband that is later corrected for by a 48-tap FIR filter that follows.

The output of the sinc³ filter is input to another 48 tap digital FIR filter that provides an amplitude correction as well as rejecting noise above $F_s/2$ or 4 kHz for $F_s=8$ kHz. The output of this filter is then decimated by a factor of 2; so, the final output is 16 bit, two's complement samples at a rate of 8 kHz.

Figure 10 and Figure 11 depict the sinc³ filter's frequency response of ASDM along with the 48 tap digital FIR response that compensates for it and the resulting overall response of the receiver.




Figure 10: Overall Receiver Frequency Response at 8 kHz Sample Rate




Figure 11: Rx Passband Response at 8 kHz Sample Rate

Remember that the receive signal should not exceed 1.16 Vpk-diff for proper performance for R_{xg}=11 (0 dB). In particular, if the input level exceeds a value such that one's density of RBS exceeds 99.5%, sinc³ filter output will exceed the maximum input range of the decimation filter and consequently the data will be corrupted. Also for stability reasons, the receive signal should not exceed 1.16 Vpk differentially. This value is set at around 65% of the full receive signal of 1.791 Vpkdiff at RXAP/RXAN pins that "would" correspond to ASDM putting out all ones.

Figure 12 and Figure 13 show the spectrum of 1 kHz tone received at RXAP/RXAN of 1.16 Vpk-diff and 0.5 kHz and 1.0 kHz tones of 0.6 Vpk-diff each, respectively for F_s=8 kHz. Note the effect of FIR suppressing the noise above 4 kHz but at the same time enhancing (in order to compensate for the passband droop of sinc³ filter) it near the passband edge of 4 kHz.

The bandwidth of the receive filter is about 3.585 kHz when F_s=8 kHz. The bandwidth scales with F_s, the sampling rate. Refer to the [Section 6.3, Modem Transmitter](#) for more information.




Figure 12: RXD Spectrum of 1 kHz Tone




Figure 13: RXD Spectrum of 0.5 kHz, 1 kHz, 2 kHz, 3 kHz and 3.5 kHz Tones of Equal Amplitudes

7 Test Modes

There are two loop back test modes that affect the configuration of the analog front end. The internal loop back mode connects the serial bit stream generated by the analog receiver to the input of the analog transmitter. This loop back mode is similar to a remote analog loop back mode and can be used to evaluate the operation of the analog circuits. When using this loop back mode, the TXAN/TXAP pins should not be externally coupled to the RXAP/RXAN pins. Set bit 4 (INTLB) in register 01h (CTRL2) to enter this loop back mode.

The second loop back test mode is the external loop back mode, or local analog loop back mode. In this mode, the analog transmitter outputs are fed back into the input of the analog receiver. Set bit 5 (ANALB) in register 01h (CTRL2) to enter this loop back mode. In this mode, TBS (transmit bit stream) must be kept to below a value that corresponds to less than $1.16V/2.31V \times -6dB = 25\%$ of the full scale code of ± 32768 at TXD in order to ensure that the receiver is not overdriven beyond the maximum of $1.16 V_{pkpk}$ diff for R_{xg}=11(0 dB) setting. See Table 17 for the maximum allowed transmit levels. Check the transmitted data against received data via serial interface. This tests the functionality of essentially all blocks of the chip.

There is a third loopback mode that bypasses the analog circuits entirely. Digital loop back forces the transmitter digital serial bit stream (from DSDM) to be routed into the digital receiver's sinc³ filters. Set bit 6 (DIGLB) in register 01h (CTRL2) to enter this loop back mode.

7.1 Power Saving Modes

The 73M1903C has only one power conservation mode. When the ENFE, bit 7 in register 00h, is zero the clocks to the filters and the analog are turned off. The transmit pins output a nominal 80 k Ω impedance. The clock to the serial port is running and the GPIO and other registers can be read or updated.

8 Electrical Specifications

8.1 Absolute Maximum Ratings

Operation outside these rating limits may cause permanent damage to this device.

Table 12: Absolute Maximum Ratings

Parameter	Rating
Supply Voltage	-0.5V to +4.0V
Pin Input Voltage (except OSCIN)	-0.5V to 6.0V
Pin Input Voltage (OSCIN)	-0.5V to VDD + 0.5V

8.2 Recommended Operating Conditions

Table 13: Recommended Operation Conditions

Parameter	Rating
Supply Voltage (VDD) with respect to VSS	3.0V to 3.6V
Oscillator Frequency	24.576 MHz \pm 100ppm
Operating Temperature	-40C to +85°C

8.3 Digital Specifications

8.3.1 DC Characteristics

Table 14: DC Characteristics

Parameter		Condition	Min	Nom	Max	Unit
Input Low Voltage	VIL		-0.5		0.2 * VDD	V
Input High Voltage (Except OSCIN)	VIH1		0.7 VDD		5.5	V
Input High Voltage OSCIN	VIH2		0.7 VDD		VDD + 0.5	V
Output Low Voltage (Except OSCOUT, \overline{FS} , SCLK, SDOUT)	VOL	IOL = 4mA			0.45	V
Output Low Voltage OSCOUT	VOLOSC	IOL = 3.0mA			0.7	V
Output Low Voltage \overline{FS} , SCLK, SDOUT	VOL	IOL = 1mA			0.45	V
Output High Voltage (Except OSCOUT, \overline{FS} , SCLK, SDOUT)	VOH	IOH = -4mA	VDD - 0.45			V
Output High Voltage OSCOUT	VOHOSC	IOH = -3.0mA	VDD - 0.9			V
Output High Voltage \overline{FS} , SCLK, SDOUT	VOH	IOH = -1mA	VDD - 0.45			V
Input Low Leakage Current (Except OSCIN)	IIL1	VSS < Vin < VIL1			1	μ A
Input High Leakage Current (Except OSCIN)	IIH1	VIH1 < Vin < 5.5			1	μ A
Input Leakage Current OSCIN	IIL2	VSS < Vin < VIL2	1		30	μ A
Input High Leakage Current OSCIN	IIH2	VIH2 < Vin < VDD	1		30	μ A
IDD current at 3.0V – 3.6V Nominal at 3.3V						
IDD Total current	IDD	Fs=8 kHz, Xtal=27 MHz		9	12.0	mA
IDD Total current	IDD	Fs=11.2 kHz, Xtal=27 MHz		10.3	13.4	mA
IDD Total current	IDD	Fs=14.4 kHz, Xtal=27 MHz		11.8	14.5	mA
IDD Total current	IDD	Fs=16.0 kHz, Xtal=27 MHz		12.2	16.0	mA
IDD Total current ENFE=0	IDD			2	2.5	mA

8.4 AC Timing

Table 15: Serial Interface Timing

Parameter	Min	Nom	Max	Unit
SCLK Period (T _{sclk}) (Fs=8 kHz)	–	1/2.048 MHz	–	ns
SCLK to \overline{FS} Delay (td1)	–	–	20	ns
SCLK to \overline{FS} Delay (td2)	–	–	20	ns
SCLK to SDOUT Delay (td3) (With 10pf load)	–	–	20	ns
Setup Time SDIN to SCLK (tsu)	15	–	–	ns
Hold Time SDIN to SCLK (th)	10	–	–	ns




Figure 14: Serial Port Data Timing

9 Analog Specifications

9.1 DC Specifications

VREF is not brought out to a pin on the 73M1903C. This specification is for information only. The VREF voltage may be measured as the quiescent DC level at the transmit pins.

Table 16: Reference Voltage Specifications

Parameter	Test Condition	Min	Nom	Max	Units
VREF	VDD= 3.0V - 3.6V.		1.36		V
VREF Noise	300Hz-3.3 kHz		-86	-80	dBm ₆₀₀
VREF PSRR	300Hz-30 kHz	40*			dB

9.2 AC Specifications

Table 17 shows the maximum transmit levels that the output drivers can deliver before distortion through the DAA starts to become significant. The loss through the DAA transmit path is assumed to be 7 dB. The signals presented at TXAP and TXAN are symmetrical. The transmit levels can be increased by setting either TXBST0 (+1.5 dB) or/and DTMFBST (+0.83 dB) for the combined total gain of 2.33 dB. These can be used where higher-level DTMF tones are required.

Table 17: Maximum Transmit Levels

Transmit Type	Maximum Differential Line Level (dB m0)	Maximum Single-Ended Level at TXA Pins (dB m)	Peak to rms Ratio	Single-Ended rms Voltage at TXA Pins (V)	Single-Ended Peak Voltage at TXA Pins (V)
VPA = 2.7 V to 3.6 V; All rms and peak voltages are relative to VREF.					
V.90	-12.0	-11.0	4	0.2175	0.87
QAM	-7.3	-6.3	2.31	0.377	0.87
DPSK	-5.1	-4.1	1.81	0.481	0.87
FSK	-3.0	-2.0	1.41	0.617	0.87
DTMF (high tone)	-7.8	-6.8	1.41	0.354	0.500
DTMF (low tone)	-9.8	-8.8	1.41	0.283	0.400

9.3 Performance

9.3.1 Receiver

Table 18: Receiver Performance Specifications

Parameter	Test Conditions	Min	Nom	Max	Units
Input Impedance	Measured at RXAP/N relative to VREF RXPULL=HI		230		kΩ
	Measured at RXAP/N relative to VREF RXPULL=LO	1.0			MΩ
Receive Gain Boost	Rxgain = 1; 1 kHz; RXAP/N=0.116V _{pk-diff} Gain Measured relative to Rxgain=0				
	RXGAIN=1 for Fs=8 kHz	17.0	18.5	20.0	dB
	RXGAIN =1 for Fs=12 kHz	16.2	17.4	18.7	dB
	RXGAIN =1 for Fs=14.4 kHz	15.7	17.2	18.7	dB
Total Harmonic Distortion (THD)	THD = 2 nd and 3 rd harmonic. RXGAIN =1	64	70		
RXG Gain	Gain Measured relative to RXG[1:0]=11 (0dB) @1 kHz				
	RXG[1:0]=00	5.8	6	6.2	dB
	RXG[1:0]=01	8.8	9	9.2	dB
	RXG[1:0]=10	11.8	12	12.2	dB
Passband Gain	Input 1.16V _{pk-diff} at RXA. Measure gain at 0.5 kHz, and 2 kHz. Normalized to 1 kHz.				
	Gain at 0.5 kHz	-0.29	-0.042	0.21	dB
	Gain at 1 kHz (Normalized) Gain at 2.0 kHz	-0.2	0.000 -0.06	0.2	dB dB
Input offset	Short RXAP to RXAN. Measure input voltage relative to VREF	-30	0	30	MV
Sigma-Delta ADC Modulation gain	Normalized to VBG=1.25V. Includes the effect of AAF(-0.4dB) with Bits 1,0 of CTRL2 register (01h) = 00.		41		μV/bit
Maximum Analog Signal Level at RXAP/RXAN	Peak voltage measured differentially across RXAP/RXAN.			1.16	V _{pk-diff}
Total Harmonic Distortion (THD)	1 kHz 1.16V _{pk-diff} at RXA with Rxg=11 THD = 2 nd and 3 rd harmonic.	80	85		DB
Noise	Transmit V.22bis low band; FFT run on ADC samples. Noise in 0 to 4 kHz band.		-85	-80	DBm
Crosstalk	0dBm 1000Hz sine wave at TXAP; FFT on Rx ADC samples, 1 st four harmonics. Reflected back to receiver inputs.		-100		DB

Note: RXG[1:0] and RXGAIN are assumed to have settings of '0' unless they are specified otherwise.

9.3.2 Transmitter

Table 19: Transmitter Performance Specifications

Parameter	Test Condition	Min	Nom	Max	Units
DAC gain (Transmit Path Gain)	Code word of $\pm 32,767$ @1 kHz; TXBST0=0; DTMFBST=0		70		$\mu\text{V/bit}$
DC offset – Differential Mode	Across TXAP and TXAN for DAC input = 0	-100		100	MV
DC offset – Common Mode	Average of TXAP and TXAN for DAC input = 0; relative to VREF	-80		80	MV
TXBST0 Gain	Code word of $\pm 32,767$ @1 kHz; relative to TXBST0=0; TXBST1=0		1.65		DB
DTMFBST Gain	Code word of $\pm 32,767$ @1 kHz; relative to TXBST0=0; TXBST1=0		1.335		DB32
Total Harmonic Distortion (THD)	Code word of $\pm 24,575$ (75% scale) @1 kHz; relative to TXBST0=0;TXBST1=0 THD = 2 nd and 3 rd harmonic.	-80	-85		dB
	Code word of $\pm 26,213$ (80% scale) @1 kHz; relative to TXBST0=0;TXBST1=0 THD = 2 nd and 3 rd harmonic.	-75	-85		dB
200 Ω Resistor across TNAN/TXAP	Code word of $\pm 29,490$ (90% scale) @1 kHz; relative to TXBST0=1;TXBST1=1 THD = 2 nd and 3 rd harmonic.	-60	-70		dB
	Code word of $\pm 29,490$ (90% scale) @1 kHz; relative to TXBST0=1;DTMFBST=1 THD = 2 nd and 3 rd harmonic.		-70		dB
Intermod Distortion	At output (TXAP-TXAN): DTMF 1.0 kHz, 1.2 kHz sine waves, summed 2.0 V _{pk} (-2 dBm tone summed with 0 dBm tone) Refer to TBR 21 specifications for description of complete requirements.		70		dB below low tone
Idle Channel Noise	200 Hz - 4.0 kHz		110		μV
PSRR	-30 dBm signal at VPA 300 Hz - 30 kHz			40	dB
Passband Ripple	300 Hz - 3.2 kHz	-0.125		0.125	dB
Transmit Gain Flatness	Code word of $\pm 32,767$ @1 kHz. Measure gain at 0.5 kHz, and 2 kHz relative to 1 kHz. Gain at 0.5 kHz Gain at 1 kHz (Normalized) Gain at 2.0 kHz Gain at 3.3 kHz		0.17 0 0.193 -0.12		dB dB dB dB
TXAP/N output impedance differentially (TXDIS=1)	TXDIS =1. Measure impedance differentially between TXAP and TXAN.		160		k Ω
Txap/n common output offset (TXDIS=1)	TXDIS=1 Short TXAP and TXAN. Measure the voltage respect to Vbg	-20	0	20	mV

Note: TXBST0 and DTMFBST are assumed have setting 0's unless they are specified otherwise.

10 73M1903C Schematic




Figure 15: 73M1903C Schematic

12 Ordering Information

Part Description	Order Number
73M1903C 32-Lead QFN Lead Free	73M1903C-IM/F
73M1903C 32-Lead QFN, Tape and Reel, Lead Free	73M1903C-IMR/F

Appendix A

73M1903C DAA Resistor Calculation Guide




Figure 17: Typical DAA Block Diagram

The following procedure can be used to approximate the component values for the DAA with a 600 Ohm termination. With other terminations the values will be different. The optimal values will be somewhat different due to the effects of the reactive components in the DAA (this is a resistive approximation). Simulations with the reactive components accurately modeled will yield optimal values. The procedures for calculating the component values in the DAA are as follows. First determine R1. For a differential transmitter R1 is composed of 2 resistors that represent the difference in resistance between the total winding resistance of the transformer and the reflected impedance, 600 Ω . This value is usually supplied by the transformer vendor. The DAA should be designed to reflect 600 Ω when looking in at TIP/RING. The transformer is normally a 1 to 1 turns ratio, the holding coil and ring detect circuit are high impedance, and Cblock is a high value so in the frequency band of interest it is negligible. The sum of R2 and R3 is much greater than R1, and the output impedance of the drivers driving TXAP/TXAN are low, therefore:

$$R_{in} = 2 \cdot R1 + RW + R_{ohswitch} + 2 \cdot R_{bead}$$

RW is the sum of the winding resistance of both sides of the transformer. Measure each side of the transformer with an Ohmmeter and sum them.

Rohswitch is the on resistance of the Off Hook Switch. Mechanical Relay switches are ignored, but Solid State Relays sometimes have an appreciable on resistance.

Rbead is the DC resistance of whatever series RF blocking devices may be in the design.

For Rin equal to 600 Ω :

$$R1 = \frac{600 - RW - R_{ohswitch} - 2 \cdot R_{bead}}{2}$$

To maximize THL (Trans-Hybrid Loss), or to minimize the amount of transmit signal that shows up back on the Receive pins. The RXAP/RXAN pins get their DC bias from the TXAP/TXAN pins. By capacitively coupling the R3 resistors with the C1 caps, the DC offset is minimized from the TXAP/TXAN to the RXAP/RXAN because the DC offset will be divided by the ratio of the R1 resistors to the winding resistance on the modem side of the transformer.

Next make the sum of R2 + R3 much higher than 600 Ω. Make sure they are lower than the input impedance of the RXAP/RXAN pins; otherwise they can move the frequency response of the input filter. So let R2 + R3 = 100 KΩ.

$$R3 = \frac{100 \text{ K}}{1 + \frac{R_{\text{wtot}} + 600}{1200}}$$

where

$$R_{\text{wtot}} = R_W + R_{\text{ohswitch}} + 2 \cdot R_{\text{bead}}$$

$$R2 = 100 \text{ K} - R3$$

Use 1% resistors for R1, R2, and R3

To select the value for C1, make the zero at around 10 Hz.

$$\frac{1}{2 \cdot \pi \cdot 100 \text{ K} \cdot C1} = 10$$

$$C1 = \frac{1}{2 \cdot \pi \cdot 100 \text{ K} \cdot 10}$$

$$C1 = 0.15 \text{ } \mu\text{F}$$

The blocking cap Cblock should also have the same frequency response, but due to the low impedance, its value will be much higher, usually requiring a polarized cap. A blocking cap will also be needed on the modem side of the transformer if the DC offset current of the transmit pins will exceed the current rating of the transformer. This is nearly always the case for applications using both transmit drivers since the required transformers are dry types for most applications outside the U.S.

$$C_{\text{block}} = \frac{1}{2 \cdot \pi \cdot 600 \cdot 10}$$

$$C_{\text{block}} = 27 \text{ } \mu\text{F}$$




Figure 18: Single Transmitter Arrangement

When both drivers are used for worldwide applications, the recommended connections are shown below. The termination realized when the primary driver is selected is $2R1 + R_{wtot}$; With the secondary driver is selected it is $2Z4 + R_{wtot}$.




Figure 19: Dual transmitter arrangement

Still keep $R2 + R3 = 100K$.

$$R3 = \frac{100K}{1 + \frac{R_{wtot} + 600}{R_{wtot} + 600 + 1200}}$$

and

$$R2 = 100K - R3$$

The $R3$ resistors will be much larger than for the case when only a single transmitter is used since the impedance needed to cancel the transmit signal in the receiver is now supplied by two $R3$ resistors in parallel instead of only one. This means the resistors will be approximately twice the ratio values in the previous case.

Trans-Hybrid Loss (THL)

Trans-Hybrid Loss is by definition the loss of transmit signal from Tip/Ring to the receive inputs on the modem IC. This definition is only valid when driving a specific phone line impedance. In reality, phone line impedances are never perfect, so this definition isn't much help. Instead, as an alternate definition that helps in analysis for this modem design, THL is the loss from the transmit pins to the receive pins.

Appendix B

Crystal Oscillator

The crystal oscillator is designed to operate over wide choice of crystals (from 4.9 MHz to 27 MHz). The crystal oscillator output is the input to an NCO based pre-scaler (divider) prior to being passed onto an on-chip PLL. The intent of the pre-scaler is to convert the crystal oscillator frequency, F_{xtal} , to a convenient frequency to be used as a reference frequency, F_{ref} , for the PLL. A set of three numbers— P_{dvsr} (5 bit), P_{rst} (3 bit) and P_{seq} (8 bit) must be entered thru the serial port as follows:

$P_{dvsr} = \text{Integer} [F_{ref}/F_{xtal}]$;

$P_{rst} = \text{Denominator of the ratio } (F_{ref}/F_{xtal}) \text{ minus 1 when it is expressed as a ratio of two smallest integers} = N_{nco1}/D_{nco1}$;

$P_{seq} = \text{Divide Sequence}$




Figure 20: NCO Block Diagram

Please note that in all cases, pre-scaler should be designed such that pre-scaler output frequency, F_{ref} , is in the range of 2 ~ 4 MHz.

In the first example below, the exact divide ratio required is $F_{xtal}/F_{ref} = 15.625 = 125/8$. If a divide sequence of $\{\div 16, \div 16, \div 15, \div 16, \div 16, \div 15, \div 16, \div 15\}$ is repeated, the effective divide ratio would be exactly 15.625. Consequently, P_{dvsr} of 15, the length of the repeating pattern, $P_{rst} = 8 - 1 = 7$, and the pattern, $\{1, 1, 0, 1, 1, 0, 1, 0\}$, where 0 means P_{dvsr} , or $\div 15$, and 1 means $P_{dvsr} + 1$, or $\div 16$ must be entered as below.
Example 1: $F_{xtal} = 27 \text{ MHz}$, $F_{ref} = 1.728 \text{ MHz}$.

$P_{dvsr} = \text{Integer} [F_{xtal}/F_{ref}] = 15 = 0Fh$

$P_{rst}[2:0] = 8 - 1 = 7$ from $F_{xtal}/F_{ref} = 15.625 = 125/8$;

$P_{seq} = \div 16, \div 16, \div 15, \div 16, \div 16, \div 15, \div 16, \div 15 \Rightarrow \{1, 1, 0, 1, 1, 0, 1, 0\} = DAh$.

In the second example, $F_{xtal}/F_{ref} = 4.0$. This is a constant divide by 4. Thus, P_{dvsr} is 4, $P_{rst} = 1 - 1 = 0$ and $P_{seq} = \{x, x, x, x, x, x, x, x\}$.

Example 2: Fxtal = 18.432 MHz, Fref = 2.304 MHz.

Pdvsr = Integer [Fxtal/Fref] = 8 = 8h;

Prst[2:0] = 1- 1 = 0 from Fref/Fxtal = 18.432/2.304 = 8/1;

Pseq = {x,x,x,x,x,x,x,x} = xxh

Example 3: Fxtal = 24.576 MHz, Fref = 2.4576 MHz.

Pdvsr = Integer [Fxtal/Fref] = 10 = Ah;

Prst[2:0] = 1- 1 = 0 from Fref/Fxtal = 24.576/2.4576 = 10/1;

Pseq = {x,x,x,x,x,x,x,x} = xxh

Example 4: Fxtal = 24.576 MHz, Fref = 3.072 MHz.

Pdvsr = Integer [Fxtal/Fref] = 8 = 8h;

Prst[2:0] = 1- 1 = 0 from Fref/Fxtal = 24.576/3.072 = 8/1;

Pseq = {x,x,x,x,x,x,x,x} = xxh

It is also important to note that when Fxtal/Fref is an integer the output of the prescaler is a straight frequency divider (example 2). As such there will be no jitter generated at Fref. However if Fxtal/Fref is a fractional number, Fref, at the output of the prescaler NCO would be exact only in an average sense (example 1) and there will be a certain amount of fixed pattern (repeating) jitter associated with Fref which can be filtered out by the PLL that follows by appropriately programming the PLL. It is important to note, however, that the fixed pattern jitter does not degrade the performance of the sigma delta modulators so long as its frequency is $\gg 4$ kHz.


PLL

Figure 21: PLL Block Diagram

73M1903C has a built in PLL circuit to allow an operation over wide range of Fs. It is of a conventional design with the exception of an NCO based feedback divider. See Figure 19.

The architecture of the 73M1903C dictates that the PLL output frequency, Fvco, be related to the sampling rate, Fs, by $F_{vco} = 2 \times 2304 \times F_s$. The NCO must function as a divider whose divide ratio equals Fref/Fvco.

Just as in the NCO prescaler, a set of three numbers— Ndvsr (7 bits), Nrst (3 bits) and Nseq (8 bits) must be entered thru a serial port to affect this divide:

Ndvsr = Integer [Fref/Fxtal] ;

Nrst = Denominator of the ratio (Fvco/Fref), Dnco1, minus 1, when it is expressed as a ratio of two smallest integers = Nnco1/Dnco1;

Nseq = Divide Sequence

Example 1: Fs = 7.2 kHz or Fvco = 2 x 2304 x 7.2 kHz = 33.1776 MHz, Fref = 1.728 MHz.

Ndvsr = Integer [Fvco/Fref] = 19

Nrst = 5 – 1 = 4 from Fvco/Fref = 19.2 = 96/5;

Nseq = ÷19, ÷19, ÷19, ÷19, ÷20 => {0,0,0,0,1} = xxx00001 = 01h.

Example 2: $F_s = 8.0 \text{ kHz}$ or $F_{vco} = 2 \times 2304 \times 8 \text{ kHz} = 36.864 \text{ MHz}$, $F_{ref} = 2.304 \text{ MHz}$.

$N_{dvsr} = \text{Integer} [F_{vco}/F_{ref}] = 16 = 16h$;

$N_{rst} = 1-1 = 0$ from $F_{vco}/F_{ref} = 16/1$;

$N_{seq} = \{x,x,x,x,x,x,x,x\} = xxh$.

Example 3: $F_s = 9.6 \text{ kHz}$ or $F_{vco} = 2 \times 2304 \times 9.6 \text{ kHz} = 44.2368 \text{ MHz}$, $F_{ref} = 2.4576 \text{ MHz}$.

$N_{dvsr} = \text{Integer} [F_{vco}/F_{ref}] = 18 = 16h$;

$N_{rst} = 1-1 = 0$ from $F_{vco}/F_{ref} = 18/1$;

$N_{seq} = \{x,x,x,x,x,x,x,x\} = xxh$.

Example 4: $F_s = 16.0 \text{ kHz}$ or $F_{vco} = 2 \times 2304 \times 16.0 \text{ kHz} = 73.728 \text{ MHz}$, $F_{ref} = 3.072 \text{ MHz}$.

$N_{dvsr} = \text{Integer} [F_{vco}/F_{ref}] = 24 = 18h$;

$N_{rst} = 1-1 = 0$ from $F_{vco}/F_{ref} = 24/1$;

$N_{seq} = \{x,x,x,x,x,x,x,x\} = xxh$.

It is important to note that in general the NCO based feedback divider will generate a fixed jitter pattern whose frequency components are at $F_{ref}/\text{Accreset2}$ and its integer multiples. The overall jitter frequency will be a nonlinear combination of jitters from both pre-scaler and PLL NCO. The fundamental frequency component of this jitter is at $F_{ref}/\text{Prst}/N_{rst}$. The PLL parameters should be selected to remove this jitter.

Three separate controls are provided to fine-tune the PLL as shown in the following sections.

To ensure quick settling of PLL, a feature was designed into the 73M1903C where l_{chp} is kept at a higher value until LockDet becomes active or Frcvco bit is set to 1, whichever occurs first. Thus, PLL is guaranteed to have the settling time of less than one Frame Synch period after a new set of NCO parameters had been written to the appropriate registers. The serial port register writes for a particular sample rate must be done in sequence starting from register 08h ending in register 0Dh. 0Dh register must be the last one to be written to. This is followed by a write to the next register in sequence (0Eh) to force the transition of Sysclk from Xtal to Pllclk .

Upon the system reset, the system clock is reset to $\text{Fxtal}/9$. The system clock will remain at $\text{Fxtal}/9$ until the Host forces the transition, but no sooner the second Frame Synch period after the write to 0Dh.

When this happens, the system clock will transition to Pllclk without any glitches thru a specially designed deglitch MUX.

Examples of NCO Settings

Example 1

Crystal Frequency = 24.576 MHz; Desired Sampling Rate, $F_s = 13.714 \text{ kHz} (= 2.4 \text{ kHz} \times 10/7 \times 4)$

Step 1. First compute the required VCO frequency, F_{vco} , corresponding to

$F_s = 2.4 \text{ kHz} \times 10/7 \times 4 = 13.714 \text{ kHz}$, or

$F_{vco} = 2 \times 2304 \times F_s = 2 \times 2304 \times 2.4 \text{ kHz} \times 10/7 \times 4 = 63.19543 \text{ MHz}$.

Step 2. Express the required VCO frequency divided by the Crystal Frequency as a ratio of two integers. This is initially given by:

$$F_{vco}/F_{xtal} = \frac{2 \cdot 2304 \cdot 2.4\text{kHz} \cdot 10/7 \cdot 4}{24.576\text{MHz}}$$

After a few rounds of simplification this ratio reduces to:

$$F_{vco}/F_{xtal} = \frac{18}{7} = \left(\frac{1}{7}\right) \cdot \left(\frac{18}{1}\right)$$

$$= \frac{\frac{N_{nco1}}{D_{nco1}}}{\frac{N_{nco2}}{D_{nco2}}} = \frac{\frac{1}{7}}{\frac{1}{18}}$$

, where Nnco1 and Nnco2 must be < or equal to 8.

The ratio, Nnco1/Dnco1 = 1/7, is used to form a divide ratio for the NCO in prescaler and Nnco2/Dnco2 = 1/18 for the NCO in the PLL.

Prescaler NCO: From Nnco1/Dnco1 = 1/7,

Pdvsr = Integer [nco1/Nnco1] = 7;

Prst[2:0] = Nnco1 - 1 = 0; this means NO fractional divide. It always does ÷7. Thus Pseq becomes "don't care" and is ignored,

Pseq = {x,x,x,x,x,x,x,x} = xxh.

PLL NCO: From Nnco2/Dnco2 = 1/18,

Ndvsr = Integer [Dnco2/Nnco2] = 18;

Nrst[2:0] = Nnco2 - 1 = 0; this means NO fractional divide. It always does ÷18. Thus, Pseq becomes "don't care" and is ignored.

Nseq = {x,x,x,x,x,x,x,x} = xxh.

Example 2

Crystal Frequency = 24.576 MHz; Desired Sampling Rate, Fs = 10.971 kHz=2.4 kHz x 8/7 x4

Step 1. First compute the required VCO frequency, Fvco, corresponding to

Fs = 2.4 kHz x 8/7 x 4 =10.971 kHz.

Fvco = 2 x 2304 x Fs = 2 x 2304 x 2.4 kHz x 8/7 x 4 = 50.55634 MHz.

Step 2. Express the required VCO frequency divided by the Crystal Frequency as a ratio of two integers.

This is initially given by :

$$F_{vco} / F_{xtal} = \frac{2 \bullet 2304 \bullet 2.4\text{kHz} \bullet 8/7 \bullet 4}{24.576\text{MHz}} .$$

After a few rounds of simplification this ratio reduces to:

$$F_{vco} / F_{xtal} = \left(\frac{4}{35} \right) \cdot \left(\frac{18}{1} \right)$$

$$= \frac{\frac{N_{nco1}}{D_{nco1}}}{\frac{N_{nco2}}{D_{nco2}}} = \frac{\frac{4}{35}}{\frac{1}{18}}$$

, where Nnco1 and Nnco2 must be < or equal to 8.

The ratio, Nnco1/Dnco1 = 4/35, is used to form a divide ratio for the NCO in pre-scaler and Nnco2/Dnco2 = 1/18 for the NCO in the PLL.

Pre-scaler NCO: From Nnco1/Dnco1 = 4/35,

Pdvsr = Integer [Dnco1/Nnco1] = 8;

Prst[2:0] = Nnco1 - 1 = 3;

Dnco1/Nnco1 = 35/4 = 8.75 suggests a divide sequence of {÷9, ÷9, ÷9, ÷8}, or

Pseq = {x,x,x,x,1,1,1,0} = xDh.

PLL NCO: From Nnco2/Dnco2 = 1/18,

Ndvsr = Integer [Dnco2/Nnco2] = 18;

Nrst[2:0] = Nnco2 - 1 = 0; this means NO fractional divide. It always does ÷18. Thus, Pseq becomes "don't care".

Nseq = {x,x,x,x,x,x,x,x} = xxh.

Example 3

Crystal Frequency = 27 MHz; Desired Sampling Rate, Fs = 7.2 kHz

Step 1. First compute the required VCO frequency, Fvco, corresponding to

Fs = 2.4 kHz x 3 = 7.2 kHz.

Fvco = 2 x 2304 x Fs = 2 x 2304 x 2.4 kHz x 3 = 33.1776 MHz.

Step 2. Express the required VCO frequency divided by the Crystal Frequency as a ratio of two integers. This is initially given by:

$$F_{vco} / F_{xtal} = \frac{2 \cdot 2304 \cdot 2.4\text{kHz} \cdot 3}{27\text{MHz}}$$

After a few rounds of simplification this reduces to:

$$F_{vco} / F_{xtal} = \left(\frac{8}{125} \right) \cdot \left(\frac{96}{5} \right)$$

$$= \frac{\frac{N_{nco1}}{D_{nco1}}}{\frac{N_{nco2}}{D_{nco2}}} = \frac{\frac{8}{125}}{\frac{5}{96}}$$

The two ratios are not unique and many other possibilities exist. For this particular application, they are found to be the best set of choices within the allowed constraints of Prst and Nrst. (Nnco1, Nnco2 must be less than or equal to 8.)

The ratio, Nnco1/Dnco1 = 8/125, is used to form a divide ratio for the NCO in prescaler and Nnco2/Dnco2 = 5/96 for the NCO in the PLL.

Pre-scaler NCO: From Nnco1/Dnco1 = 8/125,

Pdvsr = Integer [Dnco1/Nnco1] = 15;

Prst[2:0] = Nnco1 - 1 = 7;

Dnco1/Nnco1 = 125/8 = 15.625 suggests a divide sequence of {÷16, ÷16, ÷15, ÷16, ÷16, ÷15, ÷16, ÷15}, or

Pseq = {1,1,0,1,1,0,1,0} = DAh.

PLL NCO: From $N_{nco2}/D_{nco2} = 5/96$,
 $N_{dvsr} = \text{Integer} [D_{nco2}/N_{nco2}] = 19$;
 $N_{rst}[2:0] = N_{nco2} - 1 = 4$;
 $D_{nco2}/N_{nco2} = 19.2$ suggests a divide sequence of $\{\div 19, \div 19, \div 19, \div 19, \div 20\}$, or
 $N_{seq} = \{x, x, x, 0, 0, 0, 0, 1\} = x1h$.

Example 4

Crystal Frequency = 24.576 MHz; Desired Sampling Rate, $F_s = 16.0$ kHz

Step 1. First compute the required VCO frequency, F_{vco} , corresponding to
 $F_s = 2.4$ kHz $\times 20/3 = 16.0$ kHz.

$F_{vco} = 2 \times 2304 \times F_s = 2 \times 2304 \times 2.4$ kHz $\times 20/3 = 73.728$ MHz.

Step 2. Express the required VCO frequency divided by the Crystal Frequency as a ratio of two integers.
 This is initially given by:

$$F_{vco} / F_{xtal} = \frac{2 \bullet 2304 \bullet 2.4\text{kHz} \bullet 20/3}{24.576\text{MHz}}$$

After a few rounds of simplification this reduces to:

$$F_{vco} / F_{xtal} = \left(\frac{24}{1} \right) \bullet \left(\frac{1}{8} \right)$$

$$= \frac{\frac{N_{nco1}}{D_{nco1}}}{\frac{N_{nco2}}{D_{nco2}}} = \frac{\frac{1}{8}}{\frac{1}{24}}$$

The ratio, $N_{nco1}/D_{nco1} = 1/1$, is used to form a divide ratio for the NCO in prescaler and $N_{nco2}/D_{nco2} = 1/24$ for the NCO in the PLL.

Pre-scaler NCO: From $N_{nco1}/D_{nco1} = 1/8$,
 $P_{dvsr} = \text{Integer} [D_{nco1}/N_{nco1}] = 8 = 08h$,
 $P_{rst}[2:0] = N_{nco1} - 1 = 0$; this means NO fractional divide. It always does $\div 8$. Thus, P_{seq} becomes "don't care".
 $P_{seq} = \{x, x, x, x, x, x, x, x\} = xxh$.

PLL NCO: From $N_{nco2}/D_{nco2} = 1/24$,
 $N_{dvsr} = \text{Integer} [D_{nco2}/N_{nco2}] = 24 = 18h$,
 $N_{rst}[2:0] = N_{nco2} - 1 = 0$; this means NO fractional divide. It always does $\div 24$. Thus, N_{seq} becomes "don't care".
 $N_{seq} = \{x, x, x, x, x, x, x, x\} = xxh$.

Revision History

Rev. #	Date	Comments
4.3	1/17/2008	Changed the bottom view package dimension for 32-QFN package.
5.0	3/9/2010	<p>In Section 6.6, deleted “or the output signal at TXAP and TXAN pass through a multiplexer, which selects the inputs to the ADC. In normal operation, RXAP/RXAN are selected. In analog loopback mode, TXAP/TXAM are selected”.</p> <p>Added the schematic in Section 10.</p> <p>At the beginning of Appendix A, added “with a 600 Ω termination. With other terminations the values will be different.”.</p> <p>In Appendix A, added “This is nearly always the case for applications using both transmit drivers since the required transformers are dry types for most applications outside the U.S.”.</p> <p>In Appendix A, added “The R3 resistors will be much larger than for the case when only a single transmitter is used since the impedance needed to cancel the transmit signal in the receiver is not supplied by two R3 resistors in parallel instead of only one. This means the resistors will be approximately twice the ratio values in the previous case.”</p> <p>In Appendix A, deleted “When using a wet transformer design as in Figure 16, the only difference is that the blocking capacitor, Cblock, is removed. All other equations still hold true.”.</p> <p>At the end of Appendix A, deleted “In this definition the worst-case THL from the transmit pins to the Receive pins is 10.8 dB. An insertion loss of 7 dB is assumed accounting for losses due to switch, bridge and transformer.”.</p> <p>Formatted to the new corporate standard.</p>

© 2010 Teridian Semiconductor Corporation. All rights reserved.

Teridian Semiconductor Corporation is a registered trademark of Teridian Semiconductor Corporation.

Simplifying System Integration is a trademark of Teridian Semiconductor Corporation.

MicroDAA is a registered trademark of Teridian Semiconductor Corporation.

All other trademarks are the property of their respective owners.

Teridian Semiconductor Corporation makes no warranty for the use of its products, other than expressly contained in the Company's warranty detailed in the Teridian Semiconductor Corporation standard Terms and Conditions. The company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice and does not make any commitment to update the information contained herein. Accordingly, the reader is cautioned to verify that this document is current by comparing it to the latest version on <http://www.teridian.com> or by checking with your sales representative.

Teridian Semiconductor Corp., 6440 Oak Canyon, Suite 100, Irvine, CA 92618
 TEL (714) 508-8800, FAX (714) 508-8877, <http://www.teridian.com>

AMEYA360

Components Supply Platform

Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd
Minhang District, Shanghai , China

➤ Sales :

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype [ameyasales1](#) [ameyasales2](#)

➤ Customer Service :

Email service@ameya360.com

➤ Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com