# **74AXP1T57**

# Dual supply configurable multiple function gate Rev. 2 — 22 December 2015 Pro

**Product data sheet** 

#### **General description** 1.

The 74AXP1T57 is a dual supply configurable multiple function gate with Schmitt-trigger inputs. It features three inputs (A, B and C), an output (Y) and dual supply pins (V<sub>CCI</sub> and  $V_{CCO}$ ). The inputs are referenced to  $V_{CCI}$  and the output is referenced to  $V_{CCO}$ . All inputs can be connected directly to V<sub>CCI</sub> or GND. V<sub>CCI</sub> can be supplied at any voltage between 0.7 V and 2.75 V and V<sub>CCO</sub> can be supplied at any voltage between 1.2 V and 5.5 V. This feature allows voltage level translation. The 74AXP1T57 can be configured as any of the following logic functions AND, OR, NAND, NOR, XNOR, inverter and buffer.

This device ensures very low static and dynamic power consumption across the entire supply range and is fully specified for partial power down applications using I<sub>OFF</sub>. The I<sub>OFF</sub> circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

#### **Features and benefits** 2.

- Wide supply voltage range:
  - ◆ V<sub>CCI</sub>: 0.7 V to 2.75 V
  - ◆ V<sub>CCO</sub>: 1.2 V to 5.5 V
- Low input capacitance; C<sub>I</sub> = 0.6 pF (typical)
- Low output capacitance; C<sub>O</sub> = 1.8 pF (typical)
- Low dynamic power consumption;  $C_{PD} = 0.6 \text{ pF}$  at  $V_{CCI} = 1.2 \text{ V}$  (typical)
- Low dynamic power consumption; C<sub>PD</sub> = 7.1 pF at V<sub>CCO</sub> = 3.3 V (typical)
- Low static power consumption; I<sub>CCI</sub> = 0.5 μA (85 °C maximum)
- Low static power consumption; I<sub>CCO</sub> = 1.8 μA (85 °C maximum)
- High noise immunity
- Complies with JEDEC standard:
  - ◆ JESD8-12A.01 (1.1 V to 1.3 V; A, B, C inputs)
  - ◆ JESD8-11A.01 (1.4 V to 1.6 V)
  - ◆ JESD8-7A (1.65 V to 1.95 V)
  - ◆ JESD8-5A.01 (2.3 V to 2.7 V)
  - JESD8-C (2.7 V to 3.6 V; Y output)
  - ◆ JESD12-6 (4.5 V to 5.5 V; Y output)
- ESD protection:
  - HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2 kV
  - CDM JESD22-C101E exceeds 1000 V
- Latch-up performance exceeds 100 mA per JESD78D Class II
- Inputs accept voltages up to 2.75 V
- Low noise overshoot and undershoot < 10 % of V<sub>CCO</sub>



#### **Dual supply configurable multiple function gate**

- I<sub>OFF</sub> circuitry provides partial power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C

# 3. Ordering information

Table 1. Ordering information

Type number	Package							
	Temperature range	Name	Description	Version				
74AXP1T57DP	–40 °C to +85 °C	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm	SOT505-2				
74AXP1T57DC	–40 °C to +85 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads; body width 2.3 mm	SOT765-1				
74AXP1T57GT	–40 °C to +85 °C	XSON8	plastic extremely thin small outline package; no leads; 8 terminals; body 1 $\times$ 1.95 $\times$ 0.5 mm	SOT833-1				
74AXP1T57GD	–40 °C to +85 °C	XSON8	plastic extremely thin small outline package; no leads; 8 terminals; body $3\times2\times0.5$ mm	SOT996-2				
74AXP1T57GN	-40 °C to +85 °C	XSON8	extremely thin small outline package; no leads; 8 terminals; body $1.2 \times 1.0 \times 0.35$ mm	SOT1116				
74AXP1T57GS	–40 °C to +85 °C	XSON8	extremely thin small outline package; no leads; 8 terminals; body 1.35 × 1.0 × 0.35 mm	SOT1203				

# 4. Marking


Table 2. Marking

Type number	Marking code <sup>[1]</sup>
74AXP1T57DP	rD
74AXP1T57DC	rD
74AXP1T57GT	rD
74AXP1T57GD	rD
74AXP1T57GN	rD
74AXP1T57GS	rD

<sup>[1]</sup> The pin 1 indicator is located on the lower left corner of the device, below the marking code.


#### Dual supply configurable multiple function gate


# 5. Functional diagram



# 6. Pinning information

#### 6.1 Pinning





#### Dual supply configurable multiple function gate

## 6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
V <sub>CCI</sub>	1	input supply voltage
A, B, C	2, 3, 7	data input
GND[1]	4, 5	ground (0 V)
Υ	6	data output
V <sub>CCO</sub>	8	output supply voltage

<sup>[1]</sup> All GND pins must be connected to ground (0 V).

# 7. Functional description

Table 4. Function table[1]

Supply voltage		Input			Output
V <sub>CCI</sub>	V <sub>cco</sub>	С	В	Α	Υ
0.7 V to 2.75 V	1.2 V to 5.5 V	L	L	L	Н
0.7 V to 2.75 V	1.2 V to 5.5 V	L	L	Н	L
0.7 V to 2.75 V	1.2 V to 5.5 V	L	Н	L	Н
0.7 V to 2.75 V	1.2 V to 5.5 V	L	Н	Н	L
0.7 V to 2.75 V	1.2 V to 5.5 V	Н	L	L	L
0.7 V to 2.75 V	1.2 V to 5.5 V	Н	L	Н	L
0.7 V to 2.75 V	1.2 V to 5.5 V	Н	Н	L	Н
0.7 V to 2.75 V	1.2 V to 5.5 V	Н	Н	Н	Н
GND	1.2 V to 5.5 V	X	X	X	Z
0.7 V to 2.75 V	GND	X	X	X	Z
GND	GND	X	X	X	Z

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

# 7.1 Logic configurations

Table 5. Function selection table

Logic function	Figure
2-input AND	see Figure 6
2-input AND with both inputs inverted	see Figure 9
2-input NAND with inverted input	see Figure 7 and Figure 8
2-input OR with inverted input	see Figure 7 and Figure 8
2-input NOR	see Figure 9
2-input NOR with both inputs inverted	see Figure 6
2-input XNOR	see Figure 10
Inverter	see Figure 11
Buffer	see Figure 12




Fig 6. 2-input AND gate or 2-input NOR gate with both inputs inverted




Fig 7. 2-input NAND gate with input B inverted or 2-input OR gate with inverted C input




Fig 8. 2-input NAND gate with input C inverted or 2-input OR gate with inverted A input






Fig 9. 2-input NOR gate or 2-input AND gate with both inputs inverted





#### Dual supply configurable multiple function gate

## 8. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CCI</sub>	input supply voltage		-0.5	+3.3	V
V <sub>cco</sub>	output supply voltage		-0.5	+6.0	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
VI	input voltage	[1]	-0.5	+3.3	V
lok	output clamping current	V <sub>O</sub> < 0 V	-50	-	mA
Vo	output voltage	Active mode [1][2]	-0.5	$V_{CCO} + 0.5$	V
		Power-down or 3-state mode	-0.5	+6.0	V
Io	output current	$V_O = 0 \text{ V to } V_{CCO}$	-	±25	mA
I <sub>CCI</sub>	input supply current		-	50	mA
Icco	output supply current		-	50	mA
I <sub>GND</sub>	ground current		-50	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +85  ^{\circ}\text{C}$	-	300	mW

<sup>[1]</sup> The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 9. Recommended operating conditions

Table 7. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CCI</sub>	input supply voltage		0.7	2.75	V
$V_{CCO}$	output supply voltage		1.2	5.5	V
V <sub>I</sub>	input voltage		0	2.75	V
Vo	output voltage	Active mode	0	V <sub>cco</sub>	V
		Power-down or 3-state mode	0	5.5	V
T <sub>amb</sub>	ambient temperature		-40	+85	°C

<sup>[2]</sup>  $V_{CCO}$  + 0.5 V should not exceed 6.0 V.

<sup>[3]</sup> For SOT505-2 package: above 100 °C the value of  $P_{tot}$  derates linearly with 4.7 mW/K. For SOT833-1 package: above 70 °C the value of  $P_{tot}$  derates linearly with 3.2 mW/K. For SOT1203 package: above 80 °C the value of  $P_{tot}$  derates linearly with 3.6 mW/K.

#### Dual supply configurable multiple function gate

## 10. Static characteristics

Table 8. Static characteristics

At recommended operating conditions, unless otherwise specified; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions			$T_{amb} = -40$	°C to +85 °C	C	Unit
			Min	Typ 25 °C	Max 25 °C	Max 85 °C		
V <sub>T+</sub>	positive-going	see Figure 13 and Figure 14						
	threshold voltage	V <sub>CCI</sub> = 0.75 V to 0.85 V		0.3V <sub>CCI</sub>	-	0.8V <sub>CCI</sub>	0.8V <sub>CCI</sub>	V
		V <sub>CCI</sub> = 1.1 V to 1.95 V		0.4V <sub>CCI</sub>	-	0.7V <sub>CCI</sub>	0.7V <sub>CCI</sub>	V
		V <sub>CCI</sub> = 2.3 V to 2.7 V		0.9	-	1.7	1.7	V
$V_{T-}$	negative-going	see Figure 13 and Figure 14						
	threshold voltage	V <sub>CCI</sub> = 0.75 V to 0.85 V		0.2V <sub>CCI</sub>	-	0.7V <sub>CCI</sub>	0.7V <sub>CCI</sub>	V
		V <sub>CCI</sub> = 1.1 V to 1.95 V		0.3V <sub>CCI</sub>	-	0.6V <sub>CCI</sub>	0.6V <sub>CCI</sub>	V
		V <sub>CCI</sub> = 2.3 V to 2.7 V		0.7	-	1.5	1.5	V
V <sub>H</sub>	hysteresis voltage	see Figure 13 and Figure 14						
		V <sub>CCI</sub> = 0.75 V to 0.85 V		0.06V <sub>CCI</sub>	-	0.5V <sub>CCI</sub>	0.5V <sub>CCI</sub>	V
		V <sub>CCI</sub> = 1.1 V to 1.95 V		0.1V <sub>CCI</sub>	-	0.4V <sub>CCI</sub>	0.4V <sub>CCI</sub>	V
		V <sub>CCI</sub> = 2.3 V to 2.7 V		0.2	-	1.0	1.0	V
V <sub>OH</sub>	HIGH-level output	$I_{O} = -2 \text{ mA}; V_{CCO} = 1.2 \text{ V}$	[1]	-	1.05	-	-	V
	voltage	$I_{O} = -3 \text{ mA}; V_{CCO} = 1.4 \text{ V}$		1.05	-	-	-	V
		$I_{O} = -4.5 \text{ mA}; V_{CCO} = 1.65 \text{ V}$		1.2	-	-	-	V
		$I_{O} = -8 \text{ mA}; V_{CCO} = 2.3 \text{ V}$		1.7	-	-	-	V
		$I_{O} = -10 \text{ mA}; V_{CCO} = 3.0 \text{ V}$		2.2	-	-	-	V
		$I_{O} = -12 \text{ mA}; V_{CCO} = 4.5 \text{ V}$		3.7	-	-	-	V
V <sub>OL</sub>	LOW-level output	I <sub>O</sub> = 2 mA; V <sub>CCO</sub> = 1.2 V	[1]	-	0.18	-	-	V
	voltage	I <sub>O</sub> = 3 mA; V <sub>CCO</sub> = 1.4 V		-	-	0.35	0.35	V
		I <sub>O</sub> = 4.5 mA; V <sub>CCO</sub> = 1.65 V		-	-	0.45	0.45	V
		I <sub>O</sub> = 8 mA; V <sub>CCO</sub> = 2.3 V		-	-	0.7	0.7	V
		I <sub>O</sub> = 10 mA; V <sub>CCO</sub> = 3.0 V		-	-	0.8	0.8	V
		I <sub>O</sub> = 12 mA; V <sub>CCO</sub> = 4.5 V		-	-	0.8	0.8	V
l <sub>l</sub>	input leakage current	V <sub>I</sub> = 0 V to 2.75 V; V <sub>CCI</sub> = 0 V to 2.75 V	[1]	-	±0.001	±0.1	±0.5	μА
l <sub>OZ</sub>	OFF-state output current	V <sub>O</sub> = 0 V to 5.5 V; V <sub>CCO</sub> = 1.2 V to 5.5 V		-	±0.001	±0.1	±0.5	μΑ


#### Dual supply configurable multiple function gate

Table 8. Static characteristics ...continued

At recommended operating conditions, unless otherwise specified; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions			$T_{amb} = -40$	°C to +85 °C	3	Unit
				Min	Typ 25 °C	Max 25 °C	Max 85 °C	
I <sub>OFF</sub>	power-off leakage current	inputs; $V_1 = 0 \text{ V to } 2.75 \text{ V};$ $V_{CCI} = 0 \text{ V}; V_{CCO} = 0 \text{ V to } 5.5 \text{ V}$	[1]	-	±0.01	±0.1	±0.5	μΑ
		output; $V_O = 0 \text{ V to } 5.5 \text{ V};$ $V_{CCO} = 0 \text{ V}; V_{CCI} = 0 \text{ V to } 2.75 \text{ V};$ $V_I = 0 \text{ V to } 2.75 \text{ V}$	[1]	-	±0.01	±0.1	±0.5	μΑ
$\Delta I_{OFF}$	additional power-off leakage current	inputs; $V_I = 0 \text{ V or } 2.75 \text{ V};$ $V_{CCI} = 0 \text{ V to } 0.1 \text{ V};$ $V_{CCO} = 0 \text{ V to } 5.5 \text{ V}$	[1]	-	±0.02	±0.1	±0.5	μА
		output; $V_O = 0 \text{ V or } 5.5 \text{ V};$ $V_{CCO} = 0 \text{ V to } 0.1 \text{ V};$ $V_{CCI} = 0 \text{ V to } 2.75 \text{ V};$ $V_I = 0 \text{ V or } 2.75 \text{ V}$	[1]	-	±0.02	±0.1	±0.5	μА

[1] Typical values are measured at  $V_{CCI} = V_{CCO} = 1.2 \text{ V}$  unless otherwise specified.



#### Dual supply configurable multiple function gate

Table 9. Static characteristics supply current

At recommended operating conditions, unless otherwise specified; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		$T_{amb} = -40$ °C to +85 °C					
			Typ 25 °C	Max 25 °C	Typ 85 °C	Max 85 °C			
I <sub>CCI</sub>	input supply	$V_I = 0 \text{ V or } V_{CCI};$							
	current	V <sub>CCI</sub> = 0.7 V to 1.3 V	1	100	10	300	nA		
		V <sub>CCI</sub> = 1.3 V to 2.75 V	1	100	20	500	nA		
		V <sub>CCI</sub> = 2.75 V; V <sub>CCO</sub> = 0 V	1	100	20	500	nA		
		V <sub>CCI</sub> = 0 V; V <sub>CCO</sub> = 5.5 V	1	100	1	100	nA		
I <sub>CCO</sub>	output supply current	$V_I = 0 \text{ V or } V_{CCI}; I_O = 0 \text{ A};$ see <u>Table 10</u>							
		V <sub>CCO</sub> = 1.2 V to 3.6 V	0.001	1.0	0.01	1.2	μΑ		
		V <sub>CCO</sub> = 3.6 V to 5.5 V	0.8	1.5	1.0	1.8	μΑ		
		V <sub>CCI</sub> = 2.75 V; V <sub>CCO</sub> = 0 V	0.001	0.1	0.003	0.2	μΑ		
		V <sub>CCI</sub> = 0 V; V <sub>CCO</sub> = 3.6 V	0.2	0.6	0.3	0.8	μΑ		
		V <sub>CCI</sub> = 0 V; V <sub>CCO</sub> = 5.5 V	0.4	0.8	0.5	1.0	μΑ		
$\Delta I_{CCI}$	additional input supply current	$V_I = V_{CCI} - 0.5 \text{ V}; V_{CCI} = 2.5 \text{ V}$	2	100	14	150	μА		

<sup>[1]</sup> Typical values are measured at  $V_{CCI} = V_{CCO} = 1.2 \text{ V}$ .

Table 10. Typical output supply current (I<sub>CCO</sub>)

V <sub>CCI</sub>	V <sub>CCO</sub>							
	0 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V	
0 V	0	1	5	20	100	200	400	nA
0.8 V	1	10	150	200	300	500	800	nA
1.2 V	1	1	5	200	300	500	800	nA
1.5 V	1	1	5	100	300	500	800	nA
1.8 V	1	1	5	100	300	500	800	nA
2.5 V	1	1	5	100	100	500	800	nA

<sup>[2]</sup> Typical values are measured at  $V_{CCI} = V_{CCO} = 2.5 \text{ V}$ .

<sup>[3]</sup> Typical values are measured at  $V_{CCI}$  = 1.2 V and  $V_{CCO}$  = 5.0 V.

#### Dual supply configurable multiple function gate

# 11. Dynamic characteristics

Table 11. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 22; for wave form, see Figure 15.

Symbol	Parameter	Conditions	V <sub>CCO</sub>							Unit
			1.2 V	1.2 V 1.5 V ± 0.1 V			1.8	V ± 0.15	٧	
			Typ[1]	Min	Typ[1]	Max	Min	Typ[1]	Max	
T <sub>amb</sub> = 2	5 °C									
t <sub>pd</sub>	propagation	A, B and C to Y								
	delay	V <sub>CCI</sub> = 0.75 V to 0.85 V	25	4	20	76	4	18	72	ns
		V <sub>CCI</sub> = 1.1 V to 1.3 V	16.5	3.4	10.9	21.0	3.0	8.9	17.0	ns
		V <sub>CCI</sub> = 1.4 V to 1.6 V	15.5	3.1	9.9	19.0	2.6	7.9	14.0	ns
		V <sub>CCI</sub> = 1.65 V to 1.95 V	15.0	2.6	9.4	18.0	2.1	7.4	12.5	ns
		V <sub>CCI</sub> = 2.3 V to 2.7 V	14.5	2.7	8.9	17.5	2.2	6.9	11.7	ns
T <sub>amb</sub> = -	40 °C to +85	°C								
t <sub>pd</sub>	propagation	A, B and C to Y								
	delay	V <sub>CCI</sub> = 0.75 V to 0.85 V	25	3	20	151	3	18	148	ns
		V <sub>CCI</sub> = 1.1 V to 1.3 V	16.5	3.4	10.9	21.0	3.0	8.9	17.0	ns
		V <sub>CCI</sub> = 1.4 V to 1.6 V	15.5	3.1	9.9	19.0	2.6	7.9	14.0	ns
		V <sub>CCI</sub> = 1.65 V to 1.95 V	15.0	2.6	9.4	18.0	2.1	7.4	12.5	ns
		V <sub>CCI</sub> = 2.3 V to 2.7 V	14.5	2.7	8.9	17.5	2.2	6.9	11.7	ns
t <sub>t</sub>	transition time	$V_{CCI} = 0.75 \text{ V to } 2.7 \text{ V}$	-	1.0	-	-	1.0	-	-	ns

<sup>[1]</sup> Typical values are measured at nominal supply voltages and  $T_{amb}$  = +25 °C.

<sup>[2]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

<sup>[3]</sup>  $t_t$  is the same as  $t_{THL}$  and  $t_{TLH}$ .

#### Dual supply configurable multiple function gate

Table 12. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 22; for wave form, see Figure 15.

Symbol	Parameter	Conditions		V <sub>cco</sub>								
			2.5 V ± 0.2 V				3.3 V ± 0.3 V			5.0 V ± 0.5 V		
			Min	Typ[1]	Max	Min	Typ[1]	Max	Min	Typ[1]	Max	
T <sub>amb</sub> = 2	5 °C											
t <sub>pd</sub>		A, B and C to Y										
	delay	V <sub>CCI</sub> = 0.75 V to 0.85 V	3	16	72	3	16	80	3	17	92	ns
		V <sub>CCI</sub> = 1.1 V to 1.3 V	2.6	7.3	12.0	2.5	6.7	10.7	2.4	6.4	10.2	ns
		V <sub>CCI</sub> = 1.4 V to 1.6 V	2.3	6.2	9.9	2.1	5.6	9.0	2.1	5.3	8.5	ns
		V <sub>CCI</sub> = 1.65 V to 1.95 V	1.7	5.7	9.3	1.6	5.1	8.3	1.5	4.8	7.9	ns
		V <sub>CCI</sub> = 2.3 V to 2.7 V	1.9	5.2	8.7	1.8	4.6	7.7	1.7	4.3	7.2	ns
T <sub>amb</sub> = -	40 °C to +85	°C										
t <sub>pd</sub>	propagation	A, B and C to Y										
	delay	V <sub>CCI</sub> = 0.75 V to 0.85 V	2	16	167	2	16	194	2	17	225	ns
		V <sub>CCI</sub> = 1.1 V to 1.3 V	2.6	7.3	12.0	2.5	6.7	10.7	2.4	6.4	10.2	ns
		V <sub>CCI</sub> = 1.4 V to 1.6 V	2.3	6.2	9.9	2.1	5.6	9.0	2.1	5.3	8.5	ns
		V <sub>CCI</sub> = 1.65 V to 1.95 V	1.7	5.7	9.3	1.6	5.1	8.3	1.5	4.8	7.9	ns
		V <sub>CCI</sub> = 2.3 V to 2.7 V	1.9	5.2	8.7	1.8	4.6	7.7	1.7	4.3	7.2	ns
t <sub>t</sub>	transition time	$V_{CCI} = 0.75 \text{ V to } 2.7 \text{ V}$ [3]	1.0	-	-	1.0	-	-	1.0	-	-	ns

<sup>[1]</sup> Typical values are measured at nominal supply voltages and  $t_{amb}$  = +25 °C.

<sup>[2]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

<sup>[3]</sup>  $t_t$  is the same as  $t_{THL}$  and  $t_{TLH}$ .

#### **Dual supply configurable multiple function gate**

Table 13. Typical dynamic characteristics at T<sub>amb</sub> = 25 °C

Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 22; for wave form, see Figure 15.

Symbol	Parameter	Conditions				Vo	СО			Unit
			1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V		
C <sub>PD</sub>	power	$f_i = 1 \text{ MHz}; R_L = \infty \Omega; V_I = 0 \text{ V to } V_{CCI}$								
	dissipation capacitance	input supply [2]								
	capacitarice	V <sub>CCI</sub> = 0.8 V		0.5	0.5	0.5	0.5	0.5	0.5	pF
		V <sub>CCI</sub> = 1.2 V	V <sub>CCI</sub> = 1.2 V		0.6	0.6	0.6	0.6	0.6	pF
		V <sub>CCI</sub> = 1.5 V		0.7	0.7	0.7	0.7	0.7	0.7	pF
		V <sub>CCI</sub> = 1.8 V		0.8	0.8	0.8	0.8	0.8	0.8	pF
		V <sub>CCI</sub> = 2.5 V		1.0	1.0	1.0	1.0	1.0	1.0	pF
		output supply	[3]							
		V <sub>CCI</sub> = 0.8 V		6.7	6.8	6.8	6.9	7.5	9.5	pF
		V <sub>CCI</sub> = 1.2 V		6.8	6.9	7.0	7.0	7.1	7.6	pF
		V <sub>CCI</sub> = 1.5 V		6.9	6.9	6.9	7.0	7.1	7.6	pF
		V <sub>CCI</sub> = 1.8 V		6.9	6.9	6.9	7.0	7.2	7.6	pF
		V <sub>CCI</sub> = 2.5 V		6.9	7.0	7.0	7.0	7.2	7.6	pF
Cı	input capacitance	$V_I = 0 \text{ V or } V_{CCI}$ ; $V_{CCI} = 0 \text{ V to } 2.7 \text{ V}$		0.6	0.6	0.6	0.6	0.6	0.6	pF
Co	output capacitance	$V_{O} = 0 \text{ V}; V_{CCO} = 0 \text{ V}$		1.8	1.8	1.8	1.8	1.8	1.8	pF

<sup>[1]</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

[2] Power dissipated from input supply (V<sub>CCI</sub>)

 $P_D = C_{PD} \times V_{CCI}{}^2 \times f_i \times N$  where:

 $C_{PD}$  = power dissipation capacitance of the input supply.

 $V_{CCI}$  = input supply voltage in V;

 $f_i$  = input frequency in MHz;

N = number of inputs switching;

[3] Power dissipated from output supply ( $V_{CCO}$ )

 $P_D = (C_L + C_{PD}) \times V_{CCO}^2 \times f_o$  where:

C<sub>L</sub> = load capacitance in pF;


C<sub>PD</sub> = power dissipation capacitance of the output supply.

V<sub>CCO</sub> = output supply voltage in V;

 $f_o$  = output frequency in MHz;

#### Dual supply configurable multiple function gate

#### 11.1 Waveforms and graphs




Measurement points are given in Table 14.

 $\ensuremath{V_{OL}}$  and  $\ensuremath{V_{OH}}$  are typical output voltage drops that occur with the output load.

Fig 15. Input A, B and C to output Y propagation delay times and output transition times

Table 14. Measurement points

Supply voltage		Output	Input	
V <sub>CCI</sub>	V <sub>CCO</sub>	V <sub>M</sub>	V <sub>M</sub>	VI
0.75 V to 2.7 V	1.2 V to 5.5 V	0.5V <sub>CCO</sub>	0.5V <sub>CCI</sub>	V <sub>CCI</sub>




 $T_{amb}$  = -40 °C to +85 °C unless otherwise specified.

(1) Minimum:  $V_{CCO} = 5.5 \text{ V}$ 

(2) Typical:  $T_{amb} = 25 \,^{\circ}\text{C}$ ;  $V_{CCO} = 5 \,^{\circ}\text{V}$ 

(3) Maximum: V<sub>CCO</sub> = 4.5 V

Fig 16. Additional propagation delay versus load capacitance



 $T_{amb} = -40 \, ^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$  unless otherwise specified.


(1) Minimum:  $V_{CCO} = 3.6 \text{ V}$ 

(2) Typical:  $T_{amb} = 25 \, ^{\circ}\text{C}$ ;  $V_{CCO} = 3.3 \, \text{V}$ 

(3) Maximum: V<sub>CCO</sub> = 3 V

Fig 17. Additional propagation delay versus load capacitance


#### **Dual supply configurable multiple function gate**



 $T_{amb}$  = -40 °C to +85 °C unless otherwise specified.

- (1) Minimum:  $V_{CCO} = 2.7 \text{ V}$
- (2) Typical:  $T_{amb} = 25 \,^{\circ}C$ ;  $V_{CCO} = 2.5 \,^{\circ}V$
- (3) Maximum: V<sub>CCO</sub> = 2.3 V


Fig 18. Additional propagation delay versus load capacitance



 $T_{amb}$  = -40 °C to +85 °C unless otherwise specified.

- (1) Minimum:  $V_{CCO} = 1.95 \text{ V}$
- (2) Typical:  $T_{amb} = 25 \, ^{\circ}C$ ;  $V_{CCO} = 1.8 \, V$
- (3) Maximum: V<sub>CCO</sub> = 1.65 V


Fig 19. Additional propagation delay versus load capacitance



 $T_{amb} = -40 \, ^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$  unless otherwise specified.

- (1) Minimum:  $V_{CCO} = 1.6 \text{ V}$
- (2) Typical:  $T_{amb} = 25 \, ^{\circ}\text{C}$ ;  $V_{CCO} = 1.5 \, \text{V}$
- (3) Maximum: V<sub>CCO</sub> = 1.4 V


Fig 20. Additional propagation delay versus load capacitance




 $T_{amb}$  = 25 °C;  $V_{CCO}$  = 1.2 V.

Fig 21. Additional propagation delay versus load capacitance

#### **Dual supply configurable multiple function gate**





Test data is given in Table 15.

Definitions test circuit:

 $R_T$  = termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

 $C_L$  = load capacitance including jig and probe capacitance.

 $R_L$  = Load resistance.


Fig 22. Test circuit for measuring switching times

Table 15. Test data

Supply voltage		Load		Input		
V <sub>CCI</sub>	V <sub>CCO</sub>	CL	R <sub>L</sub>	t <sub>r</sub> , t <sub>f</sub>	VI	
0.75 V to 2.7 V	1.2 V to 5.5 V	5 pF	5 kΩ	≤3.0 ns	V <sub>CCI</sub>	

# 12. Package outline

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2




OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT505-2					02-01-16	

Fig 23. Package outline SOT505-2 (TSSOP8)

#### VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm

SOT765-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1	0.15 0.00	0.85 0.60	0.12	0.27 0.17	0.23 0.08	2.1 1.9	2.4 2.2	0.5	3.2 3.0	0.4	0.40 0.15	0.21 0.19	0.2	0.13	0.1	0.4 0.1	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT765-1		MO-187				02-06-07	

Fig 24. Package outline SOT765-1 (VSSOP8)




Fig 25. Package outline SOT833-1 (XSON8)




Fig 26. Package outline SOT996-2 (XSON8)




Fig 27. Package outline SOT1116 (XSON8)




Fig 28. Package outline SOT1203 (XSON8)

## **Dual supply configurable multiple function gate**

## 13. Abbreviations

#### Table 16. Abbreviations

Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model

# 14. Revision history

#### Table 17. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes					
74AXP1T57 v.2	20151222	Product data sheet	-	74AXP1T57 v.1					
Modifications:	<ul> <li><u>Table 6</u>: Conditions V<sub>O</sub> corrected (errata).</li> </ul>								
	<ul> <li><u>Table 6</u>: Derating values for packages added (errata).</li> </ul>								
	<ul> <li><u>Table 7</u>: Conditions V<sub>O</sub> corrected (errata).</li> </ul>								
	• <u>Table 8</u> : Cond	tions I <sub>OZ</sub> corrected (errata).							
	• <u>Table 9</u> : Cond	tions $\Delta I_{CCI}$ corrected (errata).							
	<ul> <li><u>Table 11</u> and <u>Table 12</u>: Conditions t<sub>τ</sub> corrected (errata).</li> </ul>								
	• <u>Table 11</u> : Conditions $t_{\tau}$ corrected (errata).								
	<ul> <li><u>Table 13</u>: Removed "leadless packages" from conditions (errata).</li> </ul>								
74AXP1T57 v.1	20150803	Product data sheet	-	-					

#### Dual supply configurable multiple function gate

#### 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### **Dual supply configurable multiple function gate**

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

## **Dual supply configurable multiple function gate**

## 17. Contents

1	General description	. 1
2	Features and benefits	. 1
3	Ordering information	. 2
4	Marking	. 2
5	Functional diagram	. 3
6	Pinning information	. 3
6.1	Pinning	
6.2	Pin description	. 4
7	Functional description	. 4
7.1	Logic configurations	. 4
8	Limiting values	. 6
9	Recommended operating conditions	. 6
10	Static characteristics	. 7
11	Dynamic characteristics	10
11.1	Waveforms and graphs	13
12	Package outline	16
13	Abbreviations	22
14	Revision history	22
15	Legal information	23
15.1	Data sheet status	23
15.2	Definitions	23
15.3	Disclaimers	
15.4	Trademarks	
16	Contact information	24
17	Contents	25

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.