

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com/, http://www.nexperia.com/, use http://www.nexperia.com/

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

74AXP2T08

Dual supply, dual 2-input AND gate Rev. 3 — 20 April 2016

Product data sheet

General description 1.

The 74AXP2T08 is a dual supply, dual 2-input AND gate. It features four inputs (nA and nB), two outputs (nY) and dual supply pins (V_{CCI} and V_{CCO}). The inputs are referenced to V_{CCI} and the outputs are referenced to V_{CCO} . All inputs can be connected directly to V_{CCI} or GND. V_{CCI} can be supplied at any voltage between 0.7 V and 2.75 V and V_{CCO} can be supplied at any voltage between 1.2 V and 5.5 V. This feature allows voltage level translation.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device ensures very low static and dynamic power consumption across the entire supply range and is fully specified for partial power down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

2. Features and benefits

- Wide supply voltage range:
 - ◆ V_{CCI}: 0.7 V to 2.75 V
 - ◆ V_{CCO}: 1.2 V to 5.5 V
- Low input capacitance; C_I = 0.6 pF (typical)
- Low output capacitance; C_O = 1.8 pF (typical)
- Low dynamic power consumption; C_{PD} = 0.5 pF at V_{CCI} = 1.2 V (typical)
- Low dynamic power consumption; C_{PD} = 7.1 pF at V_{CCO} = 3.3 V (typical)
- Low static power consumption; I_{CCI} = 0.5 μA (85 °C maximum)
- Low static power consumption; I_{CCO} = 1.8 μA (85 °C maximum)
- High noise immunity
- Complies with JEDEC standard:
 - JESD8-12A.01 (1.1 V to 1.3 V; nA, nB inputs)
 - ◆ JESD8-11A.01 (1.4 V to 1.6 V)
 - ◆ JESD8-7A (1.65 V to 1.95 V)
 - ◆ JESD8-5A.01 (2.3 V to 2.7 V)
 - JESD8-C (2.7 V to 3.6 V; nY outputs)
 - JESD12-6 (4.5 V to 5.5 V; nY outputs)
- ESD protection:
 - HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2 kV
 - CDM JESD22-C101E exceeds 1000 V
- Latch-up performance exceeds 100 mA per JESD78D Class II



Dual supply, dual 2-input AND gate

- Inputs accept voltages up to 2.75 V
- Low noise overshoot and undershoot < 10% of V_{CCO}
- I_{OFF} circuitry provides partial power-down mode operation
- Multiple package options
- Specified from –40 °C to +85 °C

3. Ordering information

Table 1. Ordering information

Type number	Package									
	Temperature range	Name	Description	Version						
74AXP2T08DP	–40 °C to +85 °C	TSSOP10	plastic thin shrink small outline package; 10 leads; body width 3 mm	SOT552-1						
74AXP2T08GF	–40 °C to +85 °C	XSON10	plastic extremely thin small outline package; no leads; 10 terminals; body $1.0 \times 1.7 \times 0.5$ mm	SOT1081-2						
74AXP2T08GU10	–40 °C to +85 °C	XQFN10	plastic extremely thin small outline package; no leads; 10 terminals; body 1.3 x 1.6 x 0.5 mm	SOT1337-1						


4. Marking

Table 2. Marking

Type number	Marking code ^[1]
74AXP2T08DP	r8
74AXP2T08GF	r8
74AXP2T08GU10	r8


[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5. Functional diagram



6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description

Symbol	Pin	Pin				
	SOT552-1, SOT1081-2	SOT1337-1				
V _{CCI}	1	9	input supply voltage			
1A, 2A	2, 4	10, 2	data input			
1B, 2B	3, 7	1, 5	data input			
GND[1]	5, 6	3, 4	ground (0 V)			
1Y, 2Y	9, 8	7, 6	data output			
V _{CCO}	10	8	output supply voltage			

[1] All GND pins must be connected to ground (0 V).

74AXP2T08 All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2016. All rights reserved.

Dual supply, dual 2-input AND gate

Dual supply, dual 2-input AND gate

7. Functional description

Table 4. Function table[1]

Supply voltage		Input	Output	
V _{CCI}	V _{cco}	nA	nB	nY
0.7 V to 2.75 V	1.2 V to 5.5 V	L	X	L
0.7 V to 2.75 V	1.2 V to 5.5 V	X	L	L
0.7 V to 2.75 V	1.2 V to 5.5 V	Н	Н	Н
GND	1.2 V to 5.5 V	X	X	Z
0.7 V to 2.75 V	GND	X	X	Z
GND	GND	X	X	Z

^[1] H = HIGH voltage level; L = LOW voltage level; X = don't care.

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCI}	input supply voltage		-0.5	3.3	V
V_{CCO}	output supply voltage		-0.5	6.0	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
V _I	input voltage	[1]	-0.5	3.3	V
I _{OK}	output clamping current	V _O < 0 V	-50	-	mA
Vo	output voltage	Active mode [1][2]	-0.5	$V_{CCO} + 0.5$	V
		Power-down or 3-state mode [1]	-0.5	6.0	V
Io	output current	V _O = 0 V to V _{CCO}	-	±25	mA
I _{CCI}	input supply current		-	50	mA
I _{CCO}	output supply current		-	50	mA
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$	-	250	mW

^[1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^[2] V_{CCO} + 0.5 V should not exceed 6.0 V.

Dual supply, dual 2-input AND gate

9. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCI}	input supply voltage		0.7	2.75	V
V _{cco}	output supply voltage		1.2	5.5	V
VI	input voltage		0	2.75	V
Vo	output voltage	Active mode	0	V _{cco}	V
		Power-down or 3-state mode	0	5.5	V
T _{amb}	ambient temperature		-40	+85	°C
Δt/ΔV	input transition rise and fall rate	V _{CCI} = 0.7 V to 2.75 V	0	200	ns/V

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions, unless otherwise specified; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions			$T_{amb} = -40$	°C to +85 °C	C	Unit
				Min	Typ 25 °C	Max 25 °C	Max 85 °C	
V _{IH}	HIGH-level input	V _{CCI} = 0.75 V to 0.85 V		0.75V _{CCI}	-	-	-	V
	voltage	V _{CCI} = 1.1 V to 1.95 V		0.65V _{CCI}	-	-	-	V
		V _{CCI} = 2.3 V to 2.7 V		1.6	-	-	-	V
V_{IL}	LOW-level input	V _{CCI} = 0.75 V to 0.85 V		-	-	0.25V _{CCI}	0.25V _{CCI}	V
	voltage	V _{CCI} = 1.1 V to 1.95 V		-	-	0.35V _{CCI}	0.35V _{CCI}	V
		V _{CCI} = 2.3 V to 2.7 V		-	-	0.7	0.7	V
V _{OH}	HIGH-level output	$I_{O} = -2 \text{ mA}; V_{CCO} = 1.2 \text{ V}$	[1]	-	1.05	-	-	V
	voltage	$I_{O} = -3 \text{ mA}; V_{CCO} = 1.4 \text{ V}$		1.05	-	-	-	V
		$I_{O} = -4.5 \text{ mA}; V_{CCO} = 1.65 \text{ V}$		1.2	-	-	-	V
		$I_{O} = -8 \text{ mA}; V_{CCO} = 2.3 \text{ V}$		1.7	-	-	-	V
		$I_{O} = -10 \text{ mA}; V_{CCO} = 3.0 \text{ V}$		2.2	-	-	-	V
		$I_{O} = -12 \text{ mA}; V_{CCO} = 4.5 \text{ V}$		3.7	-	-	-	V
V_{OL}	LOW-level output	I _O = 2 mA; V _{CCO} = 1.2 V	[1]	-	0.18	-	-	V
	voltage	I _O = 3 mA; V _{CCO} = 1.4 V		-	-	0.35	0.35	V
		I _O = 4.5 mA; V _{CCO} = 1.65 V		-	-	0.45	0.45	V
		I _O = 8 mA; V _{CCO} = 2.3 V		-	-	0.7	0.7	V
		$I_{O} = 10 \text{ mA}; V_{CCO} = 3.0 \text{ V}$		-	-	0.8	0.8	V
		I _O = 12 mA; V _{CCO} = 4.5 V		-	-	0.8	0.8	V
l _l	input leakage current	V _I = 0 V to 2.75 V; V _{CCI} = 0 V to 2.75 V	[1]	-	±0.001	±0.1	±0.5	μА
I _{OZ}	OFF-state output current	V _O = 0 V to 5.5 V; V _{CCO} = 1.2 V to 5.5 V		-	±0.001	±0.1	±0.5	μА

Dual supply, dual 2-input AND gate

Table 7. Static characteristics ...continued

At recommended operating conditions, unless otherwise specified; voltages are referenced to GND (ground = 0 V).

Symbol	Symbol Parameter Conditions				$T_{amb} = -40$	°C to +85 °C	C	Unit
				Min	Typ 25 °C	Max 25 °C	Max 85 °C	
I _{OFF}	power-off leakage current	inputs; $V_1 = 0 \text{ V to } 2.75 \text{ V};$ $V_{CCI} = 0 \text{ V};$ $V_{CCO} = 0 \text{ V to } 5.5 \text{ V}$	[1]	-	±0.01	±0.1	±0.5	μΑ
		output; $V_O = 0 \text{ V to } 5.5 \text{ V};$ $V_{CCO} = 0 \text{ V}; V_{CCI} = 0 \text{ V to } 2.75 \text{ V};$ $V_I = 0 \text{ V to } 2.75 \text{ V}$	[1]	-	±0.01	±0.1	±0.5	μА
ΔI _{OFF} additional power-off leakag current		inputs; $V_1 = 0 \text{ V or } 2.75 \text{ V};$ $V_{CCI} = 0 \text{ V to } 0.1 \text{ V};$ $V_{CCO} = 0 \text{ V to } 5.5 \text{ V}$	[1]	-	±0.02	±0.1	±0.5	μА
		output; $V_O = 0 \text{ V or } 5.5 \text{ V};$ $V_{CCO} = 0 \text{ V to } 0.1 \text{ V};$ $V_{CCI} = 0 \text{ V to } 2.75 \text{ V};$ $V_I = 0 \text{ V or } 2.75 \text{ V}$	[1]	-	±0.02	±0.1	±0.5	μА

^[1] Typical values are measured at $V_{CCI} = V_{CCO} = 1.2 \text{ V}$ unless otherwise specified.

Table 8. Static characteristics supply current

At recommended operating conditions, unless otherwise specified; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		$T_{amb} = -40^{\circ}$	°C to +85 °C		Unit
			Typ 25 °C	Max 25 °C	Max 25 °C Typ 85 °C		
I _{CCI}	input supply	$V_I = 0 \text{ V or } V_{CCI};$					
	current	V _{CCI} = 0.7 V to 1.3 V	1	100	10	300	nA
		V _{CCI} = 1.3 V to 2.75 V	1	100	20	500	nA
		V _{CCI} = 2.75 V; V _{CCO} = 0 V	1	100	20	500	nA
		V _{CCI} = 0 V; V _{CCO} = 5.5 V	1	100	1	100	nA
000	output supply current	$V_I = 0 \text{ V or } V_{CCI}; I_O = 0 \text{ A};$ see Table 9					
		V _{CCO} = 1.2 V to 3.6 V	0.001	1.0	0.01	1.2	μΑ
		V _{CCO} = 3.6 V to 5.5 V	0.8	1.5	1.0	1.8	μΑ
		V _{CCI} = 2.75 V; V _{CCO} = 0 V	0.001	0.1	0.003	0.2	μΑ
		V _{CCI} = 0 V; V _{CCO} = 3.6 V	0.2	0.6	0.3	0.8	μΑ
		V _{CCI} = 0 V; V _{CCO} = 5.5 V	0.4	0.8	0.5	1.0	μΑ
Δl _{CCI}	additional input supply current	$V_I = V_{CCI} - 0.5 \text{ V}; V_{CCI} = 2.5 \text{ V}$	2	100	14	150	μА

^[1] Typical values are measured at $V_{CCI} = V_{CCO} = 1.2 \text{ V}$.

^[2] Typical values are measured at $V_{CCI} = V_{CCO} = 2.5 \text{ V}$.

^[3] Typical values are measured at V_{CCI} = 1.2 V and V_{CCO} = 5.0 V.

Dual supply, dual 2-input AND gate

Table 9. Typical output supply current (I_{CCO})

V _{CCI}	V _{cco}	V _{cco}								
	0 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V			
0 V	0	1	5	20	100	200	400	nA		
0.8 V	1	10	150	200	300	500	800	nA		
1.2 V	1	1	5	200	300	500	800	nA		
1.5 V	1	1	5	100	300	500	800	nA		
1.8 V	1	1	5	100	300	500	800	nA		
2.5 V	1	1	5	100	100	500	800	nA		

11. Dynamic characteristics

Table 10. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 13; for wave form see Figure 6.

Symbol	Parameter	Conditions	V _{cco}							
			1.2 V	1	.5 V ± 0.1	V	1.8	V ± 0.15	٧	
			Typ[1]	Min	Typ[1]	Max	Min	Typ[1]	Max	
T _{amb} = 2	5 °C									
t _{pd}	propagation	nA, nB to nY [2]								
	delay	V _{CCI} = 0.75 V to 0.85 V	23	3	18	73	3	16	69	ns
		V _{CCI} = 1.1 V to 1.3 V	16.9	3.1	10.8	19.9	2.8	8.7	15.9	ns
		V _{CCI} = 1.4 V to 1.6 V	16.0	2.8	9.9	18.2	2.5	7.8	13.2	ns
		V _{CCI} = 1.65 V to 1.95 V	15.6	2.7	9.5	17.3	2.4	7.3	11.8	ns
		V _{CCI} = 2.3 V to 2.7 V	15.2	2.5	9.0	16.8	2.2	6.9	11.0	ns
T _{amb} = -	40 °C to +85	°C							·	
t _{pd}	propagation	nA, nB to nY [2]								
	delay	V _{CCI} = 0.75 V to 0.85 V	23	3	18	148	3	16	145	ns
		V _{CCI} = 1.1 V to 1.3 V	16.9	3.1	10.8	19.9	2.8	8.7	15.9	ns
		V _{CCI} = 1.4 V to 1.6 V	16.0	2.8	9.9	18.2	2.5	7.8	13.2	ns
		V _{CCI} = 1.65 V to 1.95 V	15.6	2.7	9.5	17.3	2.4	7.3	11.8	ns
		V _{CCI} = 2.3 V to 2.7 V	15.2	2.5	9.0	16.8	2.2	6.9	11.0	ns
t _t	transition time	V _{CCI} = 0.75 V to 2.7 V	-	1.0	-	-	1.0	-	-	ns

^[1] Typical values are measured at nominal supply voltages and T_{amb} = +25 °C.

^[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

^[3] t_t is the same as t_{THL} and t_{TLH} .

Dual supply, dual 2-input AND gate

Table 11. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 13; for wave form see Figure 6.

Symbol	Parameter	Conditions		V _{cco}								
			2.	2.5 V ± 0.2 V 3.3 V				V ± 0.3 V		5.0 V ± 0.5 V		
			Min	Typ[1]	Max	Min	Typ[1]	Max	Min	Typ[1]	Max	
T _{amb} = 2	5 °C		'									
t _{pd}	propagation	nA, nB to nY	1									
	delay	V _{CCI} = 0.75 V to 0.85 V	2	14	69	2	14	77	2	15	89	ns
		V _{CCI} = 1.1 V to 1.3 V	2.4	6.9	10.9	2.2	6.3	9.6	2.1	6.0	9.1	ns
		V _{CCI} = 1.4 V to 1.6 V	2.1	6.0	9.1	2.0	5.4	8.2	1.9	5.0	7.7	ns
		V _{CCI} = 1.65 V to 1.95 V	2.0	5.6	8.6	1.8	4.9	7.6	1.8	4.6	7.2	ns
		V _{CCI} = 2.3 V to 2.7 V	1.9	5.1	8.0	1.7	4.5	7.0	1.6	4.1	6.5	ns
T _{amb} = -	40 °C to +85	°C	'									
t _{pd}	propagation	nA, nB to nY	1									
	delay	V _{CCI} = 0.75 V to 0.85 V	2	14	164	2	14	191	2	15	222	ns
		V _{CCI} = 1.1 V to 1.3 V	2.4	6.9	10.9	2.2	6.3	9.6	2.1	6.0	9.1	ns
		V _{CCI} = 1.4 V to 1.6 V	2.1	6.0	9.1	2.0	5.4	8.2	1.9	5.0	7.7	ns
		V _{CCI} = 1.65 V to 1.95 V	2.0	5.6	8.6	1.8	4.9	7.6	1.8	4.6	7.2	ns
		V _{CCI} = 2.3 V to 2.7 V	1.9	5.1	8.0	1.7	4.5	7.0	1.6	4.1	6.5	ns
t _t	transition time	$V_{CCI} = 0.75 \text{ V to } 2.7 \text{ V}$	1.0	-	-	1.0	-	-	1.0	-	-	ns

^[1] Typical values are measured at nominal supply voltages and t_{amb} = +25 °C.

^[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

^[3] t_t is the same as t_{THL} and t_{TLH} .

Dual supply, dual 2-input AND gate

Table 12. Typical dynamic characteristics at T_{amb} = 25 °C

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 13; for wave form see Figure 6.

Symbol	Parameter	Conditions		V _{cco}							
				1.5 V	1.8 V	2.5 V	3.3 V	5.0 V	Ī		
C _{PD}	power	$f_i = 1 \text{ MHz}; R_L = \infty \Omega; V_I = 0 \text{ V to } V_{CCI}$									
	dissipation capacitance	input supply [2]									
	capacitance	V _{CCI} = 0.8 V	0.4	0.4	0.4	0.4	0.4	0.4	pF		
		V _{CCI} = 1.2 V	0.5	0.5	0.5	0.5	0.5	0.5	pF		
		V _{CCI} = 1.5 V	0.5	0.5	0.5	0.5	0.5	0.5	pF		
		V _{CCI} = 1.8 V	0.6	0.6	0.6	0.6	0.6	0.6	pF		
		V _{CCI} = 2.5 V	0.8	0.8	0.8	0.8	0.8	0.8	pF		
		output supply [3]									
		V _{CCI} = 0.8 V	6.7	6.8	6.8	6.9	7.5	9.5	pF		
		V _{CCI} = 1.2 V	6.8	6.9	7.0	7.0	7.1	7.6	pF		
		V _{CCI} = 1.5 V	6.9	6.9	6.9	7.0	7.1	7.6	pF		
		V _{CCI} = 1.8 V	6.9	6.9	6.9	7.0	7.2	7.6	pF		
		V _{CCI} = 2.5 V	6.9	7.0	7.0	7.0	7.2	7.6	pF		
C _I	input capacitance	$V_I = 0 \text{ V or } V_{CCI}; V_{CCI} = 0 \text{ V to } 2.7 \text{ V}$	0.6	0.6	0.6	0.6	0.6	0.6	pF		
Co	output capacitance	$V_O = 0 \text{ V}; V_{CCO} = 0 \text{ V}$	1.8	1.8	1.8	1.8	1.8	1.8	pF		

- [1] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).
- [2] Power dissipated from input supply (V_{CCI})

 $P_D = C_{PD} \times V_{CCI}{}^2 \times f_i \times N$ where:

C_{PD} = power dissipation capacitance of the input supply.

V_{CCI} = input supply voltage in V;

 f_i = input frequency in MHz;

N = number of inputs switching;

[3] Power dissipated from output supply (V_{CCO})

 $P_D = (C_L + C_{PD}) \times V_{CCO}^2 \times f_o$ where:

 C_L = load capacitance in pF;


 $C_{\mbox{\scriptsize PD}}$ = power dissipation capacitance of the output supply.

V_{CCO} = output supply voltage in V;

 f_o = output frequency in MHz;

Dual supply, dual 2-input AND gate

11.1 Waveforms and graphs




Measurement points are given in Table 13.

 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 6. Input nA, nB to output nY propagation delay times and output transition times

Table 13. Measurement points

Supply voltage		Output	Input		
V _{CCI}	V _{CCO}	V _M	V _M	VI	
0.75 V to 2.7 V	1.2 V to 5.5 V	0.5V _{CCO}	0.5V _{CCI}	V _{CCI}	




 $T_{amb} = -40 \, ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$ unless otherwise specified.

(1) Minimum: $V_{CCO} = 5.5 \text{ V}$

(2) Typical: $T_{amb} = 25 \,^{\circ}C$; $V_{CCO} = 5 \,^{\circ}V$

(3) Maximum: $V_{CCO} = 4.5 \text{ V}$

Fig 7. Additional propagation delay versus load capacitance



 $T_{amb} = -40 \, ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$ unless otherwise specified.

(1) Minimum: $V_{CCO} = 3.6 \text{ V}$


(2) Typical: $T_{amb} = 25 \, ^{\circ}C$; $V_{CCO} = 3.3 \, V$

(3) Maximum: V_{CCO} = 3 V

Fig 8. Additional propagation delay versus load capacitance

74AXP2T08

Dual supply, dual 2-input AND gate




 T_{amb} = -40 °C to +85 °C unless otherwise specified.

(1) Minimum: $V_{CCO} = 2.7 \text{ V}$

(2) Typical: $T_{amb} = 25 \,^{\circ}\text{C}$; $V_{CCO} = 2.5 \,^{\circ}\text{V}$

(3) Maximum: V_{CCO} = 2.3 V

Fig 9. Additional propagation delay versus load capacitance




 $T_{amb} = -40 \, ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$ unless otherwise specified.

(1) Minimum: $V_{CCO} = 1.95 \text{ V}$

(2) Typical: $T_{amb} = 25 \,^{\circ}\text{C}$; $V_{CCO} = 1.8 \,^{\circ}\text{V}$

(3) Maximum: $V_{CCO} = 1.65 \text{ V}$

Fig 10. Additional propagation delay versus load capacitance




 $T_{amb} = -40 \, ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$ unless otherwise specified.

(1) Minimum: $V_{CCO} = 1.6 \text{ V}$

(2) Typical: $T_{amb} = 25 \,^{\circ}\text{C}$; $V_{CCO} = 1.5 \,^{\circ}\text{V}$

(3) Maximum: V_{CCO} = 1.4 V


Fig 11. Additional propagation delay versus load capacitance



 T_{amb} = 25 °C; V_{CCO} = 1.2 V.

Fig 12. Additional propagation delay versus load capacitance

Dual supply, dual 2-input AND gate



 R_T = termination resistance should be equal to output impedance Z_o of the pulse generator.

 C_L = load capacitance including jig and probe capacitance.

R_L = Load resistance.

Fig 13. Test circuit for measuring switching times

Table 14. Test data


Supply voltage		Load		Input		
V _{CCI}	V _{cco}	CL	R _L	t _r , t _f	VI	
0.75 V to 2.7 V	1.2 V to 5.5 V	5 pF	5 kΩ	≤3.0 ns	V _{CCI}	

74AXP2T08 NXP Semiconductors

12. Package outline

TSSOP10: plastic thin shrink small outline package; 10 leads; body width 3 mm

SOT552-1



UNIT	A max.	A ₁	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.15	0.23 0.15	3.1 2.9	3.1 2.9	0.5	5.0 4.8	0.95	0.7 0.4	0.1	0.1	0.1	0.67 0.34	6° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	1330E DATE	
SOT552-1						99-07-29 03-02-18	
							-

Fig 14. Package outline SOT552-1 (TSSOP10)

All information provided in this document is subject to legal disclaimers.

Dual supply, dual 2-input AND gate




Fig 15. Package outline SOT1081-2 (XSON10)

74AXP2T08

Dual supply, dual 2-input AND gate




Fig 16. Package outline SOT1337-1 (XQFN10)

Dual supply, dual 2-input AND gate

13. Abbreviations

Table 15. Abbreviations

Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model

14. Revision history

Table 16. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74AXP2T08 v.3	20160420	Product data sheet	-	74AXP2T08 v.2	
Modifications:	<u>Table 10</u> : typo corrected.				
74AXP2T08 v.2	20160210	Product data sheet	-	74AXP2T08 v.1	
Modifications:	Descriptive titl	e corrected.			
74AXP2T08 v.1	20151218	Product data sheet	-	-	

Dual supply, dual 2-input AND gate

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74AXP2T08

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2016. All rights reserved.

Dual supply, dual 2-input AND gate

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74AXP2T08 NXP Semiconductors

Dual supply, dual 2-input AND gate

17. Contents

1	General description
2	Features and benefits
3	Ordering information 2
4	Marking 2
5	Functional diagram 3
6	Pinning information 3
6.1	Pinning
6.2	Pin description
7	Functional description 4
8	Limiting values 4
9	Recommended operating conditions 5
10	Static characteristics 5
11	Dynamic characteristics
11.1	Waveforms and graphs
12	Package outline
13	Abbreviations
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks18
16	Contact information 18
17	Contents 19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Nexperia:

74AXP2T08DPJ

NXP: