

April 1988 Revised September 2000

74F350

4-Bit Shifter with 3-STATE Outputs

General Description

The 74F350 is a specialized multiplexer that accepts a 4-bit word and shifts it 0, 1, 2 or 3 places, as determined by two Select (S_0, S_1) inputs. For expansion to longer words, three linking inputs are provided for lower-order bits; thus two packages can shift an 8-bit word, four packages a 16-bit word, etc. Shifting by more than three places is accomplished by paralleling the 3-STATE outputs of different packages and using the Output Enable (OE) inputs as a third Select level. With appropriate interconnections, the 74F350 can perform zero-backfill, sign-extend or endaround (barrel) shift functions.

Features


- Linking inputs for word expansion
- 3-STATE outputs for extending shift range

Ordering Code:


| Order Number | Package Number | Package Description | | | | |
|--------------|----------------|---|--|--|--|--|
| 74F350SC | M16A | 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow | | | | |
| 74F350SJ | M16D | 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide | | | | |
| 74F350PC | N16E | 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide | | | | |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Truth Table

| Inputs | | | Outputs | | | | |
|--------|----------------|----------------|----------------|----------|----------|----------------|--|
| OE | S ₁ | S ₀ | O ₀ | 01 | 02 | 03 | |
| Н | Χ | Χ | Z | Z | Z | Z | |
| L | L | L | I ₀ | I_1 | I_2 | I_3 | |
| L | L | Н | I_{-1} | I_0 | I_1 | I_2 | |
| L | Н | L | I_{-2} | I_{-1} | I_0 | I ₁ | |
| L | Н | Н | I_3 | I_{-2} | I_{-1} | I_0 | |

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial Z = High Impedance

Unit Loading/Fan Out

| Din Names | De conintia o | U.L. | Input I _{IH} /I _{IL} | |
|---------------------------------|----------------------------------|---------------|---|--|
| Pin Names | Description | HIGH/LOW | Output I _{OH} /I _{OL} | |
| S ₀ , S ₁ | Select Inputs | 1.0/2.0 | 20 μA/–1.2 mA | |
| I_3-I3 | Data Inputs | 1.0/2.0 | 20 μA/–1.2 mA | |
| ŌĒ | Output Enable Input (Active LOW) | 1.0/2.0 | 20 μA/–1.2 mA | |
| O ₀ -O ₃ | 3-STATE Outputs | 150/40 (33.3) | -3 mA/24 mA (20 mA) | |

Functional Description

The 74F350 is operationally equivalent to a 4-input multiplexer with the inputs connected so that the select code causes successive one-bit shifts of the data word. This internal connection makes it possible to perform shifts of 0, 1, 2 or 3 places on words of any length.


A 4-bit data word is introduced at the I_n inputs and is shifted according to the code applied to the select inputs $S_0,\ S_1.$ Outputs $O_0\text{--}O_3$ are 3-STATE, controlled by an active LOW output enable $(\overline{\text{OE}}).$ When $\overline{\text{OE}}$ is LOW, data outputs will follow selected data inputs; when HIGH, the data outputs will be forced to the high impedance state. This feature allows shifters to be cascaded on the same output lines or to a common bus. The shift function can be

logical, with zeros pulled in at either or both ends of the shifting field; arithmetic, where the sign bit is repeated during a shift down; or end around, where the data word forms a continuous loop.


Logic Equations


$$\begin{split} O_0 &= \overline{S}_0 \overline{S}_1 I_0 + S_0 \overline{S}_1 I_{-1} + \overline{S}_0 S_1 I_{-2} + S_0 S_1 I_{-3} \\ O_1 &= \overline{S}_0 \overline{S}_1 I_1 + S_0 \overline{S}_1 I_0 + \overline{S}_0 S_1 I_{-1} + S_0 S_1 I_{-2} \\ O_2 &= \overline{S}_0 \overline{S}_1 I_2 + S_0 \overline{S}_1 I_1 + \overline{S}_0 S_1 I_0 + S_0 S_1 I_{-1} \\ O_3 &= \overline{S}_0 \overline{S}_1 I_3 + S_0 \overline{S}_1 I_2 + \overline{S}_0 S_1 I_1 + S_0 S_1 I_0 \end{split}$$

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.





Absolute Maximum Ratings(Note 1)

-65°C to +150°C Storage Temperature Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias -55°C to +150°C

V_{CC} Pin Potential to Ground Pin -0.5V to +7.0VInput Voltage (Note 2) -0.5V to +7.0VInput Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

Standard Output -0.5V to V_{CC}

3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

| Symbol | Parameter | | Min | Тур | Max | Units | v _{cc} | Conditions |
|------------------|-----------------------------|---------------------|------|-----|---------|-------|-----------------|------------------------------------|
| V _{IH} | Input HIGH Voltage | | 2.0 | | | V | | Recognized as a HIGH Signal |
| V _{IL} | Input LOW Voltage | | | | 0.8 | V | | Recognized as a LOW Signal |
| V_{CD} | Input Clamp Diode Voltage | 1 | | | -1.2 | V | Min | I _{IN} = -18 mA |
| V _{OH} | Output HIGH | 10% V _{CC} | 2.5 | | | | | I _{OH} = -1 mA |
| | Voltage | 10% V _{CC} | 2.4 | | | V Min | Min | $I_{OH} = -3 \text{ mA}$ |
| | | 5% V _{CC} | 2.7 | | | | IVIIII | $I_{OH} = -1 \text{ mA}$ |
| | | 10% V _{CC} | 2.7 | | | | | $I_{OH} = -3 \text{ mA}$ |
| V _{OL} | Output LOW Voltage | 10% V _{CC} | | | 0.5 | V | Min | I _{OL} = 24 mA |
| I _{IH} | Input HIGH Current | | | | 5.0 | μΑ | Max | $V_{IN} = 2.7V$ |
| I _{BVI} | Input HIGH Current | | | | 7.0 | ^ | Max | V _{IN} = 7.0V |
| | Breakdown Test | | | | 7.0 | μА | IVIAX | $v_{IN} = 7.0v$ |
| I _{CEX} | Output HIGH | | | | 50 | | Max | V _{OUT} = V _{CC} |
| | Leakage Current | | | | 50 | μА | IVIAX | |
| V _{ID} | Input Leakage | | 4.75 | | | V | 0.0 | $I_{ID} = 1.9 \mu A$ |
| | Test | | 4.75 | | | V | 0.0 | All Other Pins Grounded |
| I _{OD} | Output Leakage | | | | 3.75 μΑ | ^ | ıA 0.0 | V _{IOD} = 150 mV |
| | Circuit Current | | | | 3.73 | μΛ | 0.0 | All Other Pins Grounded |
| I _{IL} | Input LOW Current | | | | -1.2 | mA | Max | V _{IN} = 0.5V |
| l _{OZH} | Output Leakage Current | | | | 50 | μΑ | Max | V _{OUT} = 2.7V |
| l _{OZL} | Output Leakage Current | | | | -50 | μΑ | Max | V _{OUT} = 0.5V |
| los | Output Short-Circuit Currer | nt | -60 | | -150 | mA | Max | V _{OUT} = 0V |
| I _{ZZ} | Bus Drainage Test | | | | 500 | μΑ | 0.0V | V _{OUT} = 5.25V |
| I _{CCH} | Power Supply Current | | | 34 | 42 | mA | Max | V _O = HIGH |
| I _{CCL} | Power Supply Current | | | 40 | 57 | mA | Max | $V_O = LOW$ |
| I _{CCZ} | Power Supply Current | | | 40 | 57 | mA | Max | V _O = HIGH Z |

 t_{PHZ}

 t_{PLZ}

Output Disable Time

AC Electrical Characteristics T_A = 0°C to +70°C $\textbf{T}_{\textbf{A}} = +25^{\circ}\textbf{C}$ $\textbf{V}_{\textbf{CC}} = +\textbf{5.0V}$ $\textbf{V}_{\textbf{CC}} = + \textbf{5.0V}$ Units Symbol Parameter $C_L = 50 \text{ pF}$ $C_L = 50 \text{ pF}$ Min Тур Max Min Max t_{PLH} Propagation Delay 3.0 4.5 6.0 3.0 7.0 ns I_n to O_n 2.5 4.0 5.5 2.5 6.5 t_{PHL} Propagation Delay 13.5 4.0 7.8 10.0 4.0 t_{PLH} S_n to O_n 8.5 3.0 t_{PHL} Output Enable Time 2.5 5.0 7.0 2.5 8.0 t_{PZH} 7.0 9.0 4.0 10.0 4.0 t_{PZL} ns

2.0

2.0

3.9

4.0

5.5


5.5

2.0


2.0

6.5

7.5



16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A



N16E (REV F)

(8.255 **+**1.016 **-**0.381

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) $\frac{0.740 - 0.780}{(18.80 - 19.81)}$ (2.286) 16 15 14 13 12 11 10 9 16 15 INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 8 1 2 L OPTION 01 OPTION 02 0.065 (1.651) $\frac{0.130 \pm 0.005}{(3.302 \pm 0.127)}$ $\frac{0.060}{(1.524)}$ TYP 4° TYP OPTIONAL $\frac{0.300 - 0.320}{(7.620 - 8.128)}$ $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 95° ± 5° 0.008 = 0.016 (0.203 = 0.406) TYP 0.020 0.280 0.125 - 0.150 (3.175 - 3.810) (7.112) 0.030 ± 0.015 (0.762 ± 0.381) MIN 0.014 - 0.023 0.100 ± 0.010 (0.325 +0.040 -0.015

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

0.050 ± 0.010

(1.270 ± 0.254)

 (2.540 ± 0.254)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

(0.356 - 0.584)

ŤΥΡ

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com