



### **Important notice**

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <http://www.nxp.com>, <http://www.philips.com> or <http://www.semiconductors.philips.com>, use <http://www.nexperia.com>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use [salesaddresses@nexperia.com](mailto:salesaddresses@nexperia.com) (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © **Nexperia B.V. (year). All rights reserved.**

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via [salesaddresses@nexperia.com](mailto:salesaddresses@nexperia.com)). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

# 74HC191

Presetable synchronous 4-bit binary up/down counter

Rev. 3 — 3 January 2017

Product data sheet

## 1. General description

The 74HC191 is an asynchronously presettable 4-bit binary up/down counter. It contains four master/slave flip-flops with internal gating and steering logic to provide asynchronous preset and synchronous count-up and count-down operation. Asynchronous parallel load capability permits the counter to be preset to any desired value. Information present on the parallel data inputs (D0 to D3) is loaded into the counter and appears on the outputs when the parallel load (PL) input is LOW. This operation overrides the counting function. Counting is inhibited by a HIGH level on the count enable (CE) input. When CE is LOW internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The up/down (U/D) input signal determines the direction of counting as indicated in the function table. The CE input may go LOW when the clock is in either state, however, the LOW-to-HIGH CE transition must occur only when the clock is HIGH. Also, the U/D input should be changed only when either CE or CP is HIGH. Overflow/underflow indications are provided by two types of outputs, the terminal count (TC) and ripple clock (RC). The TC output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches '15' in the count-up-mode. The TC output will remain HIGH until a state change occurs, either by counting or presetting, or until U/D is changed. Do not use the TC output as a clock signal because it is subject to decoding spikes. The TC signal is used internally to enable the RC output. When TC is HIGH and CE is LOW, the RC output follows the clock pulse (CP). This feature simplifies the design of multistage counters as shown in [Figure 5](#) and [Figure 6](#). In [Figure 5](#), each RC output is used as the clock input to the next higher stage. It is only necessary to inhibit the first stage to prevent counting in all stages, since a HIGH on CE inhibits the RC output pulse. The timing skew between state changes in the first and last stages is represented by the cumulative delay of the clock as it ripples through the preceding stages. This can be a disadvantage of this configuration in some applications. [Figure 6](#) shows a method of causing state changes to occur simultaneously in all stages. The RC outputs propagate the carry/borrow signals in ripple fashion and all clock inputs are driven in parallel. In this configuration the duration of the clock LOW state must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. Since the RC output of any package goes HIGH shortly after its CP input goes HIGH there is no such restriction on the HIGH-state duration of the clock. In [Figure 7](#), the configuration shown avoids ripple delays and their associated restrictions. Combining the TC signals from all the preceding stages forms the CE input for a given stage. An enable must be included in each carry gate in order to inhibit counting. The TC output of a given stage is not affected by its own CE signal therefore the simple inhibit scheme of [Figure 5](#) and [Figure 6](#) does not apply. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V<sub>CC</sub>.



## 2. Features and benefits

- Complies with JEDEC standard no. 7A
- Input levels:
  - ◆ For 74HC191: CMOS level
- Synchronous reversible counting
- Asynchronous parallel load
- Count enable control for synchronous expansion
- Single up/down control input
- ESD protection:
  - ◆ HBM JESD22-A114F exceeds 2000 V
  - ◆ MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  and  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

## 3. Ordering information

Table 1. Ordering information

Type number	Package				Version
	Temperature range	Name	Description		
74HC191D	$-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	SO16	plastic small outline package; 16 leads; body width 3.9 mm		SOT109-1
74HC191DB	$-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm		SOT338-1
74HC191PW	$-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm		SOT403-1

## 4. Functional diagram




Fig 1. Functional diagram




Fig 2. Logic symbol

## 5. Pinning information

### 5.1 Pinning




Fig 3. Pin configuration SO16




Fig 4. Pin configuration TSSOP16 and SSOP16

### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
D0, D1, D2, D3	15, 1, 10, 9	data input
Q0, Q1, Q2, Q3	3, 2, 6, 7	flip-flop output
CE	4	count enable input (active LOW)
U/D	5	up/down input
GND	8	ground (0 V)
PL	11	parallel load input (active LOW)
TC	12	terminal count output
RC	13	ripple clock output (active LOW)
CP	14	clock input (LOW-to-HIGH, edge-triggered)
V <sub>CC</sub>	16	supply voltage

## 6. Functional description

Table 3. Function table<sup>[1]</sup>

Operating mode	Input					Output
	<u>PL</u>	<u>U/D</u>	<u>CE</u>	<u>CP</u>	<u>D<sub>n</sub></u>	
parallel load	L	X	X	X	L	L
	L	X	X	X	H	H
count up	H	L	I	↑	X	count up
count down	H	H	I	↑	X	count down
Hold (do nothing)	H	X	H	X	X	no change

[1] H = HIGH voltage level

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition

X = don't care

↑ = LOW-to-HIGH clock transition

Table 4. TC and RC Function table<sup>[1]</sup>

Input			Terminal count state				Output	
<u>U/D</u>	<u>CE</u>	<u>CP</u>	<u>Q<sub>0</sub></u>	<u>Q<sub>1</sub></u>	<u>Q<sub>2</sub></u>	<u>Q<sub>3</sub></u>	<u>TC</u>	<u>RC</u>
H	H	X	H	H	H	H	L	H
L	H	X	H	H	H	H	H	H
L	L	U	H	H	H	H	L	U
L	H	X	L	L	L	L	L	H
H	H	X	L	L	L	L	H	H
H	L	U	L	L	L	L	L	U

[1] H = HIGH voltage level

L = LOW voltage level

X = don't care

U = one LOW level pulse

L = TC goes LOW on a LOW-to-HIGH clock transition




Fig 5. N-stage ripple counter using ripple clock




Fig 6. Synchronous n-stage counter using ripple carry/borrow




Fig 7. Synchronous n-stage counter with parallel gated carry/borrow





Fig 8. Logic diagram



Typical timing sequence: reset outputs to zero; preset to binary twelve; count to thirteen, fourteen, fifteen, zero, one and two; inhibit.

Fig 9. Typical timing sequence

## 7. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit	
$V_{CC}$	supply voltage		-0.5	+7.0	V	
$I_{IK}$	input clamping current	$V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V	-	$\pm 20$	mA	
$I_{OK}$	output clamping current	$V_O < -0.5$ V or $V_O > V_{CC} + 0.5$ V	-	$\pm 20$	mA	
$I_O$	output current	$V_O = -0.5$ V to $V_{CC} + 0.5$ V	-	$\pm 25$	mA	
$I_{CC}$	supply current		-	50	mA	
$I_{GND}$	ground current		-50	-	mA	
$T_{stg}$	storage temperature		-65	+150	°C	
$P_{tot}$	total power dissipation	SO16 package	[1]	-	500	mW
		(T)SSOP16 package	[1]	-	500	mW

[1] For SO16 packages: above 70 °C the value of  $P_{tot}$  derates linearly at 8 mW/K.

For (T)SSOP16 packages: above 60 °C the value of  $P_{tot}$  derates linearly at 5.5 mW/K.

## 8. Recommended operating conditions

**Table 6. Recommended operating conditions**

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{CC}$	supply voltage		2.0	5.0	6.0	V
$V_I$	input voltage		0	-	$V_{CC}$	V
$V_O$	output voltage		0	-	$V_{CC}$	V
$T_{amb}$	ambient temperature		-40	+25	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 2.0$ V	-	-	625	ns/V
		$V_{CC} = 4.5$ V	-	1.67	139	ns/V
		$V_{CC} = 6.0$ V	-	-	83	ns/V

## 9. Static characteristics

**Table 7. Static characteristics**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 2.0$ V	1.5	1.2	-	1.5	-	1.5	-	V
		$V_{CC} = 4.5$ V	3.15	2.4	-	3.15	-	3.15	-	V
		$V_{CC} = 6.0$ V	4.2	3.2	-	4.2	-	4.2	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 2.0$ V	-	0.8	0.5	-	0.5	-	0.5	V
		$V_{CC} = 4.5$ V	-	2.1	1.35	-	1.35	-	1.35	V
		$V_{CC} = 6.0$ V	-	2.8	1.8	-	1.8	-	1.8	V
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$								
		$I_O = -20 \mu A; V_{CC} = 2.0$ V	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -20 \mu A; V_{CC} = 4.5$ V	4.4	4.5	-	4.4	-	4.4	-	V
		$I_O = -20 \mu A; V_{CC} = 6.0$ V	5.9	6.0	-	5.9	-	5.9	-	V
		$I_O = -4.0; V_{CC} = 4.5$ V	3.98	4.32	-	3.84	-	3.7	-	V
		$I_O = -5.2; V_{CC} = 6.0$ V	5.48	5.81	-	5.34	-	5.2	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$								
		$I_O = 20 \mu A; V_{CC} = 2.0$ V	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5$ V	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0$ V	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0$ mA; $V_{CC} = 4.5$ V	-	0.15	0.26	-	0.33	-	0.4	V
		$I_O = 5.2$ mA; $V_{CC} = 6.0$ V	-	0.16	0.26	-	0.33	-	0.4	V
$I_I$	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0$ V	-	-	$\pm 0.1$	-	$\pm 1.0$	-	$\pm 1.0$	$\mu A$
$I_{CC}$	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	8.0	-	80.0	-	160.0	$\mu A$
$C_I$	input capacitance		-	3.5	-	-	-	-	-	pF

## 10. Dynamic characteristics

**Table 8. Dynamic characteristics**

Voltages are referenced to GND (ground = 0 V);  $C_L = 50 \text{ pF}$  unless otherwise specified; for test circuit see [Figure 18](#).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
$t_{pd}$	propagation delay	CP to Qn; see <a href="#">Figure 10</a> [1]								
		$V_{CC} = 2.0 \text{ V}$	-	72	220	-	275	-	330	ns
		$V_{CC} = 4.5 \text{ V}$	-	26	44	-	55	-	66	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	22	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	-	21	37	-	47	-	56	ns
		CP to TC; see <a href="#">Figure 10</a>								
		$V_{CC} = 2.0 \text{ V}$	-	83	255	-	320	-	395	ns
		$V_{CC} = 4.5 \text{ V}$	-	30	51	-	64	-	77	ns
		$V_{CC} = 6.0 \text{ V}$	-	24	43	-	54	-	65	ns
		CP to $\overline{RC}$ ; see <a href="#">Figure 11</a>								
		$V_{CC} = 2.0 \text{ V}$	-	47	150	-	190	-	225	ns
		$V_{CC} = 4.5 \text{ V}$	-	17	30	-	38	-	45	ns
		$V_{CC} = 6.0 \text{ V}$	-	14	26	-	33	-	38	ns
		CE to $\overline{RC}$ ; see <a href="#">Figure 11</a>								
		$V_{CC} = 2.0 \text{ V}$	-	33	130	-	165	-	195	ns
		$V_{CC} = 4.5 \text{ V}$	-	12	26	-	33	-	39	ns
		$V_{CC} = 6.0 \text{ V}$	-	10	22	-	28	-	33	ns
	Dn to Qn; see <a href="#">Figure 12</a>									
		$V_{CC} = 2.0 \text{ V}$	-	61	220	-	275	-	330	ns
		$V_{CC} = 4.5 \text{ V}$	-	22	44	-	55	-	66	ns
		$V_{CC} = 6.0 \text{ V}$	-	18	37	-	47	-	56	ns
	PL to Qn; see <a href="#">Figure 13</a>									
		$V_{CC} = 2.0 \text{ V}$	-	61	220	-	275	-	330	ns
		$V_{CC} = 4.5 \text{ V}$	-	22	44	-	55	-	66	ns
		$V_{CC} = 6.0 \text{ V}$	-	18	37	-	47	-	56	ns
	$\overline{U/D}$ to TC; see <a href="#">Figure 14</a>									
		$V_{CC} = 2.0 \text{ V}$	-	44	190	-	240	-	285	ns
		$V_{CC} = 4.5 \text{ V}$	-	16	38	-	48	-	57	ns
		$V_{CC} = 6.0 \text{ V}$	-	13	32	-	41	-	48	ns
	$\overline{U/D}$ to $\overline{RC}$ ; see <a href="#">Figure 14</a>									
		$V_{CC} = 2.0 \text{ V}$	-	50	210	-	265	-	315	ns
		$V_{CC} = 4.5 \text{ V}$	-	18	42	-	53	-	63	ns
		$V_{CC} = 6.0 \text{ V}$	-	14	36	-	45	-	54	ns
$t_t$	transition time	see <a href="#">Figure 15</a> [2]								
		$V_{CC} = 2.0 \text{ V}$	-	19	75	-	95	-	110	ns
		$V_{CC} = 4.5 \text{ V}$	-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 \text{ V}$	-	6	13	-	16	-	19	ns

**Table 8. Dynamic characteristics ...continued**Voltages are referenced to GND (ground = 0 V);  $C_L = 50 \text{ pF}$  unless otherwise specified; for test circuit see [Figure 18](#).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
t <sub>w</sub>	pulse width	CP; HIGH or LOW; see <a href="#">Figure 10</a>								
		$V_{CC} = 2.0 \text{ V}$	125	28	-	155	-	195	-	ns
		$V_{CC} = 4.5 \text{ V}$	25	10	-	31	-	39	-	ns
		$V_{CC} = 6.0 \text{ V}$	21	8	-	26	-	33	-	ns
		PL; LOW; see <a href="#">Figure 15</a>								
		$V_{CC} = 2.0 \text{ V}$	100	22	-	125	-	150	-	ns
		$V_{CC} = 4.5 \text{ V}$	20	8	-	25	-	30	-	ns
		$V_{CC} = 6.0 \text{ V}$	17	6	-	21	-	26	-	ns
t <sub>rec</sub>	recovery time	PL to CP; see <a href="#">Figure 15</a>								
		$V_{CC} = 2.0 \text{ V}$	35	8	-	45	-	55	-	ns
		$V_{CC} = 4.5 \text{ V}$	7	3	-	9	-	11	-	ns
		$V_{CC} = 6.0 \text{ V}$	6	2	-	8	-	9	-	ns
t <sub>su</sub>	set-up time	U/D to CP; see <a href="#">Figure 17</a>								
		$V_{CC} = 2.0 \text{ V}$	205	50	-	255	-	310	-	ns
		$V_{CC} = 4.5 \text{ V}$	41	18	-	51	-	62	-	ns
		$V_{CC} = 6.0 \text{ V}$	35	14	-	43	-	53	-	ns
		Dn to PL; see <a href="#">Figure 16</a>								
		$V_{CC} = 2.0 \text{ V}$	100	19	-	125	-	150	-	ns
		$V_{CC} = 4.5 \text{ V}$	20	7	-	25	-	30	-	ns
		$V_{CC} = 6.0 \text{ V}$	17	6	-	21	-	26	-	ns
		CE to CP; see <a href="#">Figure 17</a>								
		$V_{CC} = 2.0 \text{ V}$	140	44	-	175	-	210	-	ns
		$V_{CC} = 4.5 \text{ V}$	28	16	-	35	-	42	-	ns
		$V_{CC} = 6.0 \text{ V}$	24	13	-	30	-	36	-	ns
t <sub>h</sub>	hold time	U/D to CP; see <a href="#">Figure 17</a>								
		$V_{CC} = 2.0 \text{ V}$	0	−39	-	0	-	0	-	ns
		$V_{CC} = 4.5 \text{ V}$	0	−14	-	0	-	0	-	ns
		$V_{CC} = 6.0 \text{ V}$	0	−11	-	0	-	0	-	ns
		Dn to PL; see <a href="#">Figure 16</a>								
		$V_{CC} = 2.0 \text{ V}$	0	−11	-	0	-	0	-	ns
		$V_{CC} = 4.5 \text{ V}$	0	−4	-	0	-	0	-	ns
		$V_{CC} = 6.0 \text{ V}$	0	−3	-	0	-	0	-	ns
		CE to CP; see <a href="#">Figure 17</a>								
		$V_{CC} = 2.0 \text{ V}$	0	−28	-	0	-	0	-	ns
		$V_{CC} = 4.5 \text{ V}$	0	−10	-	0	-	0	-	ns
		$V_{CC} = 6.0 \text{ V}$	0	−8	-	0	-	0	-	ns

**Table 8. Dynamic characteristics ...continued**Voltages are referenced to GND (ground = 0 V);  $C_L = 50 \text{ pF}$  unless otherwise specified; for test circuit see [Figure 18](#).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
$f_{\max}$	maximum frequency	CP; see <a href="#">Figure 10</a>								
		$V_{CC} = 2.0 \text{ V}$	4.0	11	-	3.2	-	2.6	-	MHz
		$V_{CC} = 4.5 \text{ V}$	20	33	-	16	-	13	-	MHz
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	36	-	-	-	-	-	MHz
		$V_{CC} = 6.0 \text{ V}$	24	39	-	19	-	15	-	MHz
$C_{PD}$	power dissipation capacitance	$V_I = \text{GND to } V_{CC}; V_{CC} = 5 \text{ V}; f_i = 1 \text{ MHz}$	[3]	-	31	-	-	-	-	pF

[1]  $t_{pd}$  is the same as  $t_{PHL}$  and  $t_{PLH}$ .[2]  $t_t$  is the same as  $t_{T_{HL}}$  and  $t_{T_{LH}}$ .[3]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):


$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$


 $f_i$  = input frequency in MHz; $f_o$  = output frequency in MHz; $C_L$  = output load capacitance in pF; $V_{CC}$  = supply voltage in V;

N = number of inputs switching;

 $\sum(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.

## 11. Waveforms


Measurement points are given in [Table 9](#).Logic levels  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.**Fig 10. The clock input (CP) to outputs (Qn, TC) propagation delays, clock pulse width and maximum clock frequency**



Measurement points are given in [Table 9](#).

Logic levels  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.


**Fig 11. The clock and count enable inputs (CP, CE) to ripple clock output (RC) propagation delays**



Measurement points are given in [Table 9](#).

Logic levels  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.


**Fig 12. The input (Dn) to output (Qn) propagation delays**



Measurement points are given in [Table 9](#).

Logic levels  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.


**Fig 13. The parallel load input (PL) to output (Qn) propagation delays**



Measurement points are given in [Table 9](#).

Logic levels  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.


**Fig 14. The up/down count input ( $\bar{U}/D$ ) to terminal count and ripple clock output (TC, RC) propagation delays**



Measurement points are given in [Table 9](#).

Logic levels  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.


**Fig 15. The parallel load input (PL) to clock (CP) recovery times, parallel load pulse width and output (Qn) transition times**



The shaded areas indicate when the input is permitted to change for predictable output performance.

Measurement points are given in [Table 9](#).

**Fig 16. The parallel load input (PL) to data input (Dn) set-up and hold times**




The shaded areas indicate when the input is permitted to change for predictable output performance.

Measurement points are given in [Table 9](#).

**Fig 17. The count enable and up/down count inputs (CE, U/D) to clock input (CP) set-up and hold times**

**Table 9. Measurement points**

Input		Output
$V_M$	$V_I$	$V_M$
$0.5 \times V_{CC}$	GND to $V_{CC}$	$0.5 \times V_{CC}$



001aad983

Test data is given in [Table 10](#).

Test circuit definitions:

$R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator

$C_L$  = Load capacitance including jig and probe capacitance

$R_L$  = Load resistance.

$S1$  = Test selection switch

**Fig 18. Test circuit for measuring switching times**

**Table 10. Test data**

Input		Load		S1 position
$V_I$	$t_r, t_f$	$C_L$	$R_L$	$t_{PHL}, t_{PLH}$
$V_{CC}$	6 ns	15 pF, 50 pF	1 k $\Omega$	open

## 12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1




Fig 19. Package outline SOT109-1 (SO16)

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1




Fig 20. Package outline SOT338-1 (SSOP16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1




Fig 21. Package outline SOT403-1 (TSSOP16)

## 13. Abbreviations

**Table 11. Abbreviations**

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model

## 14. Revision history

**Table 12. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC191 v.3	20170103	Product data sheet	-	74HC_HCT191 v.2
Modifications:	<ul style="list-style-type: none"><li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li><li>Legal texts have been adapted to the new company name where appropriate.</li><li>Type numbers 74HCT191D, 74HCT191DB, 74HCT191PW removed.</li></ul>			
74HC_HCT191_CNV v.2	19901201	Product specification	-	-

## 15. Legal information

### 15.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 15.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 16. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 17. Contents

---

1	General description.....	1
2	Features and benefits .....	2
3	Ordering information.....	2
4	Functional diagram .....	2
5	Pinning information.....	3
5.1	Pinning .....	3
5.2	Pin description .....	3
6	Functional description .....	4
7	Limiting values.....	7
8	Recommended operating conditions.....	8
9	Static characteristics.....	8
10	Dynamic characteristics .....	9
11	Waveforms .....	11
12	Package outline .....	16
13	Abbreviations.....	19
14	Revision history.....	19
15	Legal information.....	20
15.1	Data sheet status .....	20
15.2	Definitions.....	20
15.3	Disclaimers.....	20
15.4	Trademarks.....	21
16	Contact information.....	21
17	Contents .....	22

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Nexperia:

[74HC191DB](#) [74HC191PW](#) [74HC191D,652](#) [74HC191DB,112](#) [74HC191DB,118](#) [74HC191D,653](#) [74HC191N,652](#)  
[74HC191PW,112](#) [74HC191PW,118](#) [74HCT191D,652](#) [74HCT191N,652](#) [74HC191D/AUJ](#)