74HC4017; 74HCT4017

Johnson decade counter with 10 decoded outputs Rev. 4 — 10 December 2013 Produ

Product data sheet

1. **General description**

The 74HC4017; 74HCT4017 is a 5-stage Johnson decade counter with 10 decoded outputs (Q0 to Q9), an output from the most significant flip-flop (Q5-9), two clock inputs (CP0 and CP1) and an overriding asynchronous master reset input (MR). The counter is advanced by either a LOW-to-HIGH transition at CP0 while CP1 is LOW or a HIGH-to-LOW transition at $\overline{\text{CP}}1$ while CP0 is HIGH. When cascading counters, the $\overline{\text{Q}}5-9$ output, which is LOW while the counter is in states 5, 6, 7, 8 and 9, can be used to drive the CP0 input of the next counter. A HIGH on MR resets the counter to zero (Q0 = \overline{Q} 5-9 = HIGH; Q1 to Q9 = LOW) independent of the clock inputs (CP0 and CP1). Automatic code correction of the counter is provided by an internal circuit: following any illegal code the counter returns to a proper counting mode within 11 clock pulses. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

2. **Features and benefits**

- Wide supply voltage range from 2.0 V to 6.0 V
- Input levels:
 - ◆ For 74HC4017: CMOS level
 - For 74HCT4017: TTL level
- Complies with JEDEC standard no. 7 A
- ESD protection:
 - ◆ HBM JESD22-A114E exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C





3. Ordering information


Table 1. Ordering information


Type number	Package			
	Temperature range	Name	Description	Version
74HC4017	'			
74HC4017N	–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4
74HC4017D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HC4017DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74HC4017PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
74HC4017BQ	–40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal-enhanced very thin quad flat package; no leads; 16 terminals; body $2.5\times3.5\times0.85$ mm	SOT763-1
74HCT4017				
74HCT4017N	–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4
74HCT4017D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HCT4017BQ	–40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal-enhanced very thin quad flat package; no leads; 16 terminals; body $2.5\times3.5\times0.85$ mm	SOT763-1

4. Functional diagram










5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
Q[0:9]	3, 2, 4, 7, 10, 1, 5, 6, 9, 11	decoded output
GND	8	ground (0 V)
Q 5-9	12	carry output (active LOW)
CP1	13	clock input (HIGH-to-LOW edge-triggered)
CP0	14	clock input (LOW-to-HIGH edge-triggered)
MR	15	master reset input (active HIGH)
V _{CC}	16	supply voltage

6. Functional description

Table 3. Function table[1]

MR	CP0	CP1	Operation
Н	X	X	Q0 = \overline{Q} 5-9 = HIGH; Q1 to Q9 = LOW
L	Н	↓	counter advances
L	↑	L	counter advances
L	L	X	no change
L	X	Н	no change
L	Н	↑	no change
L	\	L	no change

^[1] H = HIGH voltage level;

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> _	±20	mA
I _{OK}	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> _	±20	mA
Io	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-	±25	mA
I _{CC}	supply current		-	50	mA
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$			
	DIP16 package		[2] _	750	mW
	SO16 package		[3] _	500	mW
	(T)SSOP16 package		[4] _	500	mW
	DHVQFN16 package		<u>[5]</u> _	500	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

L = LOW voltage level;

X = don't care;

^{↑ =} LOW-to-HIGH transition;

 $[\]downarrow$ = HIGH-to-LOW transition;

^[2] P_{tot} derates linearly with 12 mW/K above 70 °C.

^[3] P_{tot} derates linearly with 8 mW/K above 70 °C.

^[4] P_{tot} derates linearly with 5.5 mW/K above 60 °C.

^[5] P_{tot} derates linearly with 4.5 mW/K above 60 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

	<u> </u>					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
74HC4017						
V _{CC}	supply voltage		2.0	5.0	6.0	V
V _I	input voltage		0	-	V_{CC}	V
Vo	output voltage		0	-	V_{CC}	V
Δt/ΔV	input transition rise and fall rate	$V_{CC} = 2.0 \text{ V}$	-	-	625	ns/V
		$V_{CC} = 4.5 \text{ V}$	-	1.67	139	ns/V
		$V_{CC} = 6.0 \text{ V}$	-	-	83	ns/V
T _{amb}	ambient temperature		-40	-	+125	°C
74HCT4017						
V _{CC}	supply voltage		4.5	5.0	5.5	V
VI	input voltage		0	-	V_{CC}	V
Vo	output voltage		0	-	V_{CC}	V
Δt/ΔV	input transition rise and fall rate	V _{CC} = 4.5 V	-	1.67	139	ns/V
T _{amb}	ambient temperature		-40	-	+125	°C

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C to	+85 °C	–40 °C to +125 °C		Unit
				Тур	Max	Min	Max	Min	Max	
74HC40	17		•			'				
V_{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V_{IL}	V _{IL} LOW-level	V _{CC} = 2.0 V	-	8.0	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V_{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V

Table 6. Static characteristics ...continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C te	o +85 °C	–40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	-
V_{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}				I	I		I	
	output voltage	$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	8.0	-	80	-	160	μА
Cı	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT4	017									
V_{IH}	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	1.6	-	2.0	-	2.0	-	V
V_{IL}	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	1.2	8.0	-	8.0	-	0.8	V
V_{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_{O} = -20 \mu A$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_O = -4 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V
V_{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_O = 20 \mu A$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}$	-	0.15	0.26	-	0.33	-	0.4	V
II	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5$ V; $I_O = 0$ A	-	-	8.0	-	80	-	160	μΑ
Δl _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V};$ other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; $I_O = 0 \text{ A}$								
		CP0 input	-	25	90	-	113	-	123	μΑ
		CP1 input	-	40	144	-	180	-	196	μΑ
		MR input	-	50	180	-	225	-	245	μΑ
C _I	input capacitance		-	3.5	-	-	-	-	-	pF

10. Dynamic characteristics

Table 7. Dynamic characteristics

 $GND = 0 \text{ V; } t_r = t_f = 6 \text{ ns; } C_L = 50 \text{ pF; see } Figure 11.$

Symbol	Parameter	Conditions			25 °C		-40 °C t	o +85 °C	-40 °C to	+125 °C	Unit
				Min	Тур	Max	Min	Max	Min	Max	
74HC40 ²	17					'					
t _{pd}	propagation delay	CP0 to Qn; CP0 to \overline{Q} 5-9; see Figure 10	[1]								
		V _{CC} = 2.0 V		-	63	230	-	290	-	345	ns
		V _{CC} = 4.5 V		-	23	46	-	58	-	69	ns
		$V_{CC} = 5.0 \text{ V};$ $C_L = 15 \text{ pF}$		-	20	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$ $\overline{CP1}$ to Qn; $\overline{CP1}$ to \overline{Q} 5-9;		-	18	39	-	49	-	59	ns
		see Figure 10									
		V _{CC} = 2.0 V		-	61	250	-	315	-	375	ns
		V _{CC} = 4.5 V		-	22	50	-	63	-	75	ns
		$V_{CC} = 5.0 \text{ V};$ $C_L = 15 \text{ pF}$		-	20	-	-	-	-	-	ns
		V _{CC} = 6.0 V		-	18	43	-	54	-	64	ns
t _{PHL}	HIGH to LOW propagation	MR to Q[1:9]; see Figure 10									
	delay	V _{CC} = 2.0 V		-	52	230	-	290	-	345	ns
		V _{CC} = 4.5 V		-	19	46	-	58	-	69	ns
		V _{CC} = 6.0 V		-	15	39	-	49	-	59	ns
t _{PLH}	LOW to HIGH propagation	MR to \overline{Q} 5-9, Q0; see Figure 10									
	delay	V _{CC} = 2.0 V		-	55	230	-	290	-	345	ns
		V _{CC} = 4.5 V		-	20	46	-	58	-	69	ns
		$V_{CC} = 6.0 \text{ V}$		-	16	39	-	49	-	59	ns
t _t	transition time	see Figure 10	[2]								
		V _{CC} = 2.0 V		-	19	75	-	95	-	110	ns
		$V_{CC} = 4.5 \text{ V}$		-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 \text{ V}$		-	6	13	-	16	-	19	ns
t_{VV}	pulse width	CP0 and CP1 (HIGH or LOW); see Figure 9									
		V _{CC} = 2.0 V		80	17	-	100	-	120	-	ns
		V _{CC} = 4.5 V		16	6	-	20	-	24	-	ns
		V _{CC} = 6.0 V		14	5	-	17	-	20	-	ns
		MR (HIGH); see Figure 9									
		V _{CC} = 2.0 V		80	19	-	100	-	120	-	ns
		V _{CC} = 4.5 V		16	7	-	20	-	24	-	ns
		V _{CC} = 6.0 V		14	6	-	17	-	20	-	ns

74HC_HCT4017

All information provided in this document is subject to legal disclaimers.

Table 7. Dynamic characteristics ...continued GND = 0 V; $t_r = t_f = 6$ ns; $C_l = 50$ pF; see Figure 11.

Symbol	Parameter	Conditions			25 °C		–40 °C to	+85 °C	-40 °C to	+125 °C	Unit
				Min	Тур	Max	Min	Max	Min	Max	
t _{su}	set-up time	CP1 to CP0; CP0 to CP1; see Figure 8			1						
		$V_{CC} = 2.0 \text{ V}$		50	-8	-	65	-	75	-	ns
		$V_{CC} = 4.5 \text{ V}$		10	-3	-	13	-	15	-	ns
		$V_{CC} = 6.0 \text{ V}$		9	-2	-	11	-	13	-	ns
t _h	hold time	CP1 to CP0; CP0 to CP1; see Figure 8									
		$V_{CC} = 2.0 \text{ V}$		50	17	-	65	-	75	-	ns
		$V_{CC} = 4.5 \text{ V}$		10	6	-	13	-	15	-	ns
		$V_{CC} = 6.0 \text{ V}$		9	5	-	11	-	13	-	ns
t _{rec}	recovery time	MR to <u>CP</u> 0 and MR to <u>CP</u> 1; see <u>Figure 9</u>									
		$V_{CC} = 2.0 \text{ V}$		5	-17	-	5	-	5	-	ns
		$V_{CC} = 4.5 \text{ V}$		5	-6	-	5	-	5	-	ns
		$V_{CC} = 6.0 \text{ V}$		5	- 5	-	5	-	5	-	ns
f _{max}	maximum	CP0 or CP1; see Figure 9									
	frequency	$V_{CC} = 2.0 \text{ V}$		6.0	23	-	4.8	-	4.0	-	MH
		$V_{CC} = 4.5 \text{ V}$		30	70	-	24	-	20	-	MH
		$V_{CC} = 5.0 \text{ V};$ $C_L = 15 \text{ pF}$		-	77	-	-	-	-	-	MHz
		$V_{CC} = 6.0 \text{ V}$		25	83	-	28	-	24	-	MHz
C_PD	power dissipation capacitance	$V_I = GND \text{ to } V_{CC};$ $V_{CC} = 5 \text{ V}; f_i = 1 \text{ MHz}$	[3]	-	35	-	-	-	-	-	pF
74HCT4	017										
t _{pd}	propagation delay	CP0 to Qn; CP0 to \overline{Q} 5-9; see Figure 10	[1]								
		$V_{CC} = 4.5 \text{ V}$		-	25	46	-	58	-	69	ns
		$V_{CC} = 5.0 \text{ V};$ $C_L = 15 \text{ pF}$		-	21	-	-	-	-	-	ns
		$\overline{\text{CP}}$ 1 to Qn; $\overline{\text{CP}}$ 1 to $\overline{\text{Q}}$ 5-9; see Figure 10									
		$V_{CC} = 4.5 \text{ V}$		-	25	50	-	63	-	75	ns
		$V_{CC} = 5.0 \text{ V};$ $C_L = 15 \text{ pF}$		-	21	-	-	-	-	-	ns
t _{PHL}	HIGH to LOW propagation	MR to Q[1:9]; see <u>Figure 10</u>									
	delay	V _{CC} = 4.5 V		-	22	46	-	58	-	69	ns
t _{PLH}	LOW to HIGH propagation	MR to \overline{Q} 5-9, Q0; see Figure 10									
	delay	V _{CC} = 4.5 V		-	20	46	-	58	-	69	ns

Table 7. Dynamic characteristics ...continued GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF; see Figure 11.

Symbol	Parameter	Conditions		25 °C		-40 °C to	o +85 °C	–40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
t _t	transition time	see Figure 10 [2]						'		
		$V_{CC} = 4.5 \text{ V}$	-	7	15	-	19	-	22	ns
t _W pulse width		CP0 and CP1 (HIGH or LOW); see Figure 9								
		$V_{CC} = 4.5 \text{ V}$	16	7	-	20	-	24	-	ns
		MR (HIGH); see Figure 9								
		$V_{CC} = 4.5 \text{ V}$	16	4	-	20	-	24	-	ns
t _{su}	set-up time	CP1 to CP0; CP0 to CP1; see Figure 8								
		$V_{CC} = 4.5 \text{ V}$	10	-3	-	13	-	15	-	ns
t _h	hold time	CP1 to CP0; CP0 to CP1; see Figure 8								
		$V_{CC} = 4.5 \text{ V}$	10	6	-	13	-	15	-	ns
t _{rec}	recovery time	MR to <u>CP</u> 0 and MR to <u>CP</u> 1; see <u>Figure 9</u>								
		$V_{CC} = 4.5 \text{ V}$	5	-5	-	5	-	5	-	ns
f _{max}	maximum	CP0 or CP1; see Figure 9								
	frequency	$V_{CC} = 4.5 \text{ V}$	30	61	-	24	-	20	-	MHz
		$V_{CC} = 5.0 \text{ V};$ $C_L = 15 \text{ pF}$	-	67	-	-	-	-	-	MHz
C _{PD}	power dissipation capacitance	$V_I = GND$ to $V_{CC} - 1.5 V$; $V_{CC} = 5 V$; $f_i = 1 MHz$	-	36	-	-	-	-	-	pF

^[1] t_{pd} is the same as t_{PHL} and t_{PLH} .

 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \sum (C_L \times V_{CC}{}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

 f_0 = output frequency in MHz;

C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;


N = number of inputs switching;


 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$


^[2] t_t is the same as t_{THL} and t_{TLH} .

^[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

11. Waveforms







Measurement points are given in Table 8.


 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.


Conditions: $\overline{\text{CP}1} = \text{LOW}$ while CP0 is triggered on a LOW-to-HIGH transition and CP0 = HIGH, while $\overline{\text{CP}1}$ is triggered on a HIGH-to-LOW transition.

Fig 10. Waveforms showing the propagation delays for CP0, $\overline{\text{CP}}1$ to Qn, $\overline{\text{Q}}5$ -9 outputs and the output transition times

Table 8. Measurement points

Туре	Input	Output
	V _M	V _M
74HC4017	0.5 × V _{CC}	$0.5 \times V_{CC}$
74HCT4017	1.3 V	1.3 V





Test data is given in Table 9.

Definitions test circuit:

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

C_L = Load capacitance including jig and probe capacitance.

R_L = Load resistance.

S1 = Test selection switch.

Fig 11. Load circuitry for measuring switching times

Table 9. Test data

Туре	Input		Load	Load		S1 position			
	VI	t _r , t _f	C _L	R _L	t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}		
74HC4017	V_{CC}	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}		
74HCT4017	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V_{CC}		


12. Application information

Some examples of applications for the 74HC4017; 74HCT4017 are:

- Decade counter with decimal decoding
- 1 out of n decoding counter (when cascaded)
- Sequential controller
- Timer


<u>Figure 12</u> shows a technique for extending the number of decoded output states for the 74HC4017; 74HCT4017. Decoded outputs are sequential within each stage and from stage to stage, with no dead time (except propagation delay).

74HC_HCT4017



Remark: It is essential not to enable the counter on $\overline{CP1}$ when CP0 is HIGH, or on CP0 when $\overline{CP1}$ is LOW, as this would cause an extra count.


Figure 13 shows an example of a divide-by 2 through divide-by 10 circuit using one 74HC4017; 74HCT4017. Since the 74HC4017; 74HCT4017 has an asynchronous reset, the output pulse widths are narrow (minimum expected pulse width is 6 ns). The output pulse widths can be enlarged by inserting an RC network at the MR input.



13. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



inches

0.17

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

0.015

0.049

0.033

0.068

0.051

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT38-4					95-01-14 03-02-13	

0.77

0.26

0.1

Fig 14. Package outline SOT38-4 (DIP16)

0.02

0.13

74HC_HCT4017


0.01

0.03

0.32

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075		0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	1330E DATE	
SOT109-1	076E07	MS-012				99-12-27 03-02-19	

Fig 15. Package outline SOT109-1 (SO16)

74HC_HCT4017

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



_					,		-,												
	UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
	mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT338-1		MO-150			99-12-27 03-02-19

Fig 16. Package outline SOT338-1 (SSOP16)

74HC_HCT4017

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER		EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT403-1		MO-153				-99-12-27 03-02-18
	I.			1	· · · · · · · · · · · · · · · · · · ·	

Fig 17. Package outline SOT403-1 (TSSOP16)

74HC_HCT4017

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 18. Package outline SOT763-1 (DHVQFN16)

74HC_HCT4017

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

14. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

15. Revision history

Table 11. Revision history

	•			
Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT4017 v.4	20131210	Product data sheet	-	74HC_HCT4017 v.3
Modifications:	 General de 	scription updated.		
74HC_HCT4017 v.3	20080108	Product data sheet	-	74HC_HCT4017_CNV v.2
Modifications:		of this data sheet has be of NXP Semiconductors.	en redesigned to co	mply with the new identity
	 Legal texts 	have been adapted to the	e new company nam	e where appropriate.
	• Section 3:	DHVQFN16 package add	ed.	
	• Section 7:	derating values added for	DHVQFN16 packag	e.
	Section 13	outline drawing added for	or DHVQFN16 packa	ge.
74HC_HCT4017_CNV v.2	19970829	Product specification	-	-

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74HC_HCT4017

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

18. Contents

1	General description 1
2	Features and benefits
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 5
5.1	Pinning
5.2	Pin description 5
6	Functional description 6
7	Limiting values 6
8	Recommended operating conditions 7
9	Static characteristics 7
10	Dynamic characteristics 9
11	Waveforms
12	Application information 14
13	Package outline
14	Abbreviations
15	Revision history
16	Legal information
16.1	Data sheet status
16.2	Definitions
16.3	Disclaimers
16.4	Trademarks
17	Contact information
12	Contents 24

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Nexperia:

74HC4017BQ,115 74HC4017D,652 74HC4017DB,112 74HC4017DB,118 74HC4017D,653 74HC4017N,652

74HC4017PW,112 74HC4017PW,118 74HC4017BQ,115 74HCT4017D,652 74HCT4017D,653 74HCT4017N

74HC4017PW 74HC4017D 74HC4017DB 74HCT4017D 74HCT4017N