

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT40103 8-bit synchronous binary down counter

Product specification
Supersedes data of December 1990
File under Integrated Circuits, IC06

1998 Jul 08

8-bit synchronous binary down counter

74HC/HCT40103

FEATURES

- Cascadable
- Synchronous or asynchronous preset
- Output capability: standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT40103 are high-speed Si-gate CMOS devices and are pin compatible with the “40103” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT40103 consist each of an 8-bit synchronous down counter with a single output which is active when the internal count is zero. The “40103” contains a single 8-bit binary counter and has control inputs for enabling or disabling the clock (CP), for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the terminal count output ($\overline{TC}$) are active-LOW logic.

In normal operation, the counter is decremented by one count on each positive-going transition of the clock (CP).

Counting is inhibited when the terminal enable input ($\overline{TE}$) is HIGH. The terminal count output ($\overline{TC}$) goes LOW when the count reaches zero if $\overline{TE}$ is LOW, and remains LOW for one full clock period.

When the synchronous preset enable input ($\overline{PE}$) is LOW, data at the jam input (P_0 to P_7) is clocked into the counter on the next positive-going clock transition regardless of the state of $\overline{TE}$. When the asynchronous preset enable input ($\overline{PL}$) is LOW, data at the jam input (P_0 to P_7) is asynchronously forced into the counter regardless of the state of $\overline{PE}$, $\overline{TE}$, or CP. The jam inputs (P_0 to P_7) represent a single 8-bit binary word.

When the master reset input ($\overline{MR}$) is LOW, the counter is asynchronously cleared to its maximum count (decimal 255) regardless of the state of any other input. The precedence relationship between control inputs is indicated in the function table.

If all control inputs except $\overline{TE}$ are HIGH at the time of zero count, the counters will jump to the maximum count, giving a counting sequence of 256 clock pulses long. The “40103” may be cascaded using the $\overline{TE}$ input and the $\overline{TC}$ output, in either a synchronous or ripple mode.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t _{PHL} / t _{PLH}	propagation delay CP to $\overline{TC}$	C _L = 15 pF; V _{CC} = 5 V	30	30	ns
f _{max}	maximum clock frequency		32	31	MHz
C _I	input capacitance		3.5	3.5	pF
C _{PD}	power dissipation capacitance per package	notes 1 and 2	24	27	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz

f_o = output frequency in MHz

∑ (C_L × V_{CC}² × f_o) = sum of outputs

C_L = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is V_I = GND to V_{CC}

For HCT the condition is V_I = GND to V_{CC} – 1.5 V

8-bit synchronous binary down counter




74HC/HCT40103

ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
74HC40103N; 74HCT40103N	DIP16	plastic dual in-line package; 16 leads (300 mil); long body	SOT38-1
74HC40103D; 74HCT40103D	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HC40103DB; 74HCT40103DB	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74HC40103PW;	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	CP	clock input (LOW-to-HIGH, edge-triggered)
2	$\overline{\text{MR}}$	asynchronous master reset input (active LOW)
3	$\overline{\text{TE}}$	terminal enable input
4, 5, 6, 7, 10, 11, 12, 13	P ₀ to P ₇	jam inputs
8	GND	ground (0 V)
9	$\overline{\text{PL}}$	asynchronous preset enable input (active LOW)
14	$\overline{\text{TC}}$	terminal count output (active LOW)
15	$\overline{\text{PE}}$	synchronous preset enable input (active LOW)
16	V _{CC}	positive supply voltage



8-bit synchronous binary down counter

74HC/HCT40103




Fig.4 Functional diagram.

FUNCTION TABLE

CONTROL INPUTS				PRESET MODE	ACTION
MR	PL	PE	TE		
H	H	H	H	synchronous	inhibit counter
H	H	H	L		count down
H	H	L	X		preset on next LOW-to HIGH clock transition
H	L	X	X	asynchronous	preset asynchronously
L	X	X	X		clear to maximum count

Note

1. Clock connected to CP.
- Synchronous operation: changes occur on the LOW-to-HIGH CP transition.
- Jam inputs: MSD = P₇, LSD = P₀.
- H = HIGH voltage level
- L = LOW voltage level
- X = don't care

APPLICATIONS

- Divide-by-n counters
- Programmable timers
- Interrupt timers
- Cycle/program counters

8-bit synchronous binary down counter

74HC/HCT40103




Fig.5 Logic diagram.




Fig.6 Timing diagram.

8-bit synchronous binary down counter

74HC/HCT40103

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard

I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS	
		74HC								V _{CC} (V)	WAVEFORMS
		+25			−40 to +85		−40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t _{PHL} / t _{PLH}	propagation delay CP to $\overline{TC}$		96	300		375		450	ns	2.0	Fig.7
			35	60		75		90		4.5	
			28	51		64		77		6.0	
t _{PHL} / t _{PLH}	propagation delay $\overline{TE}$ to $\overline{TC}$		50	175		220		265	ns	2.0	Fig.8
			18	35		44		53		4.5	
			14	30		37		45		6.0	
t _{PHL} / t _{PLH}	propagation delay $\overline{PL}$ to $\overline{TC}$		102	315		395		475	ns	2.0	Fig.9
			37	63		79		95		4.5	
			30	53		40		81		6.0	
t _{PHL}	propagation delay MR to $\overline{TC}$		83	275		345		415	ns	2.0	Fig.9
			30	55		69		83		4.5	
			24	47		59		71		6.0	
t _{THL} / t _{TLH}	output transition time		19	75		95		110	ns	2.0	Figs 7 and 8
			7	15		19		22		4.5	
			6	13		16		19		6.0	
t _w	clock pulse width HIGH or LOW	165	22		205		250		ns	2.0	Fig.7
		33	8		41		50	4.5			
		28	6		35		43	6.0			
t _w	master reset pulse width LOW	125	39		155		190		ns	2.0	Fig.9
		25	14		31		38	4.5			
		21	11		26		32	6.0			
t _w	preset enable pulse width $\overline{PL}$; LOW	125	33		155		190		ns	2.0	Fig.9
		25	12		31		38	4.5			
		21	10		26		32	6.0			
t _{rem}	removal time MR to CP or $\overline{PL}$ to CP	50	14		65		75		ns	2.0	Fig.10
		10	5		13		15	4.5			
		9	4		11		13	6.0			
t _{su}	set-up time $\overline{PE}$ to CP	75	22		95		110		ns	2.0	Fig.11
		15	8		19		22	4.5			
		13	6		16		19	6.0			

8-bit synchronous binary down counter

74HC/HCT40103

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS	
		74HC								V _{CC} (V)	WAVEFORMS
		+25			−40 to +85		−40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t _{su}	set-up time TE to CP	150	44		190		225		ns	2.0	Fig.11
		30	16		38		45			4.5	
		26	13		33		38			6.0	
t _{su}	set-up time P _n to CP	75	22		95		110		ns	2.0	Fig.12
		15	8		19		22			4.5	
		13	6		16		19			6.0	
t _h	hold time PE to CP	0	−14		0		0		ns	2.0	Fig.11
		0	−5		0		0			4.5	
		0	−4		0		0			6.0	
t _h	hold time TE to CP	0	−30		0		0		ns	2.0	Fig.11
		0	−11		0		0			4.5	
		0	−9		0		0			6.0	
t _h	hold time P _n to CP	0	−17		0		0		ns	2.0	Fig.12
		0	−6		0		0			4.5	
		0	−5		0		0			6.0	
f _{max}	maximum clock pulse frequency	3.0	10		2.4		2.0		MHz	2.0	Fig.7
		15	29		12		10			4.5	
		18	35		14		12			6.0	

8-bit synchronous binary down counter

74HC/HCT40103

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard

I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications.

To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
CP, $\overline{PE}$	1.50
$\overline{MR}$	1.00
$\overline{TE}$	0.80
$\overline{PL}$	0.35
P_n	0.25

AC CHARACTERISTICS FOR 74HCT

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS	
		74HCT								V _{CC} (V)	WAVEFORMS
		+25			−40 to +85		−40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t _{PHL} / t _{PLH}	propagation delay CP to $\overline{TC}$		35	60		75		90	ns	4.5	Fig.7
t _{PHL} / t _{PLH}	propagation delay $\overline{TE}$ to $\overline{TC}$		23	40		50		60	ns	4.5	Fig.8
t _{PHL} / t _{PLH}	propagation delay $\overline{PL}$ to $\overline{TC}$		44	75		94		112	ns	4.5	Fig.9
t _{PHL}	propagation delay $\overline{MR}$ to $\overline{TC}$		29	55		69		83	ns	4.5	Fig.9
t _{THL} / t _{TLH}	output transition time		7	15		19		22	ns	4.5	Figs. 7 and 8
t _W	clock pulse width HIGH or LOW	33	10		41		50		ns	4.5	Fig.7
t _W	master reset pulse width LOW	30	16		38		45		ns	4.5	Fig.9
t _W	preset enable pulse width $\overline{PL}$; LOW	38	22		48		57		ns	4.5	Fig.9
t _{rem}	removal time $\overline{MR}$ to CP or $\overline{PL}$ to CP	10	1		13		15		ns	4.5	Fig.10
t _{su}	set-up time $\overline{PE}$ to CP	20	11		25		30		ns	4.5	Fig.11
t _{su}	set-up time $\overline{TE}$ to CP	40	20		50		60		ns	4.5	Fig.11

8-bit synchronous binary down counter


74HC/HCT40103

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS	
		74HCT								V _{CC} (V)	WAVEFORMS
		+25			−40 to +85		−40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t _{su}	set-up time P _n to CP	20	11		25		30		ns	4.5	Fig.12
t _h	hold time PE to CP	2	−3		2		2		ns	4.5	Fig.11
t _h	hold time TE to CP	0	−10		0		0		ns	4.5	Fig.11
t _h	hold time P _n to CP	0	−5		0		0		ns	4.5	Fig.12
f _{max}	maximum clock pulse frequency	15	28		12		10		MHz	4.5	Fig.7

8-bit synchronous binary down counter


74HC/HCT40103

AC WAVEFORMS




- (1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
HCT: $V_M = 1.3 \text{ V}$; $V_I = \text{GND to } 3 \text{ V}$.

Fig.7 Waveforms showing the clock input (CP) to $\overline{\text{TC}}$ propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency.




- (1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
HCT: $V_M = 1.3 \text{ V}$; $V_I = \text{GND to } 3 \text{ V}$.

Fig.8 Waveforms showing the $\overline{\text{TE}}$ to $\overline{\text{TC}}$ propagation delays.




- (1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
HCT: $V_M = 1.3 \text{ V}$; $V_I = \text{GND to } 3 \text{ V}$.

Fig.9 Waveforms showing $\overline{\text{PL}}$, $\overline{\text{MR}}$, P_n to $\overline{\text{TC}}$ propagation delays.




- (1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
HCT: $V_M = 1.3 \text{ V}$; $V_I = \text{GND to } 3 \text{ V}$.

Fig.10 Waveforms showing removal time for $\overline{\text{MR}}$ and $\overline{\text{PL}}$.



- (1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
HCT: $V_M = 1.3 \text{ V}$; $V_I = \text{GND to } 3 \text{ V}$.

Fig.11 Waveforms showing hold and set-up times for $\overline{\text{MR}}$ or $\overline{\text{PE}}$ to CP.



The shaded areas indicate when the input is permitted to change for predictable output performance.



- (1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
HCT: $V_M = 1.3 \text{ V}$; $V_I = \text{GND to } 3 \text{ V}$.

Fig.12 Waveforms showing hold and set-up times for P_n , $\overline{\text{PE}}$ to CP.

8-bit synchronous binary down counter

74HC/HCT40103

APPLICATION INFORMATION




8-bit synchronous binary down counter

74HC/HCT40103

PACKAGE OUTLINES

DIP16: plastic dual in-line package; 16 leads (300 mil); long body

SOT38-1




DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.7	0.51	3.7	1.40 1.14	0.53 0.38	0.32 0.23	21.8 21.4	6.48 6.20	2.54	7.62	3.9 3.4	8.25 7.80	9.5 8.3	0.254	2.2
inches	0.19	0.020	0.15	0.055 0.045	0.021 0.015	0.013 0.009	0.86 0.84	0.26 0.24	0.10	0.30	0.15 0.13	0.32 0.31	0.37 0.33	0.01	0.087

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT38-1	050G09	MO-001AE				92-10-02 95-01-19

8-bit synchronous binary down counter

74HC/HCT40103

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1




8-bit synchronous binary down counter

74HC/HCT40103

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT338-1		MO-150AC				94-01-14 95-02-04

8-bit synchronous binary down counter

74HC/HCT40103

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



8-bit synchronous binary down counter

74HC/HCT40103

SOLDERING**Introduction**

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (order code 9398 652 90011).

DIP**SOLDERING BY DIPPING OR BY WAVE**

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg\ max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

SO, SSOP and TSSOP**REFLOW SOLDERING**

Reflow soldering techniques are suitable for all SO, SSOP and TSSOP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method.

Typical reflow temperatures range from 215 to 250 °C. Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

WAVE SOLDERING

Wave soldering can be used for all SO packages. Wave soldering is **not** recommended for SSOP and TSSOP packages, because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering is used - **and cannot be avoided for SSOP and TSSOP packages** - the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end.

Even with these conditions:

- **Only consider wave soldering SSOP packages that have a body width of 4.4 mm, that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1).**
- **Do not consider wave soldering TSSOP packages with 48 leads or more, that is TSSOP48 (SOT362-1) and TSSOP56 (SOT364-1).**

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

8-bit synchronous binary down counter

74HC/HCT40103

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally- opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.