74HC4020; 74HCT4020 14-stage binary ripple counter Rev. 6 — 3 February 2016

Product data sheet

General description

The 74HT4020; 74HCT4020 is a 14-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and 12 buffered parallel outputs (Q0, and Q3 to Q13). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of CP. Each counter stage is a static toggle flip-flop. This device features reduced input threshold levels to allow interfacing to TTL logic levels. Inputs also include clamp diodes, this enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

2. **Features and benefits**

- Wide supply voltage range from 2.0 V to 6.0 V
- Input levels:
 - ◆ For 74HC4020: CMOS level
 - For 74HCT4020: TTL level
- Multiple package options
- Complies with JEDEC standard no. 7A
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

Applications

- Frequency dividing circuits
- Time delay circuits
- Control counters

Ordering information

Table 1. **Ordering information**


Type number	Package									
	Temperature range	Name	Description	Version						
74HC4020D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads;	SOT109-1						
74HCT4020D			body width 3.9 mm							
74HC4020DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body	SOT338-1						
74HCT4020DB			width 5.3 mm							





 Table 1.
 Ordering information ...continued

Type number	Package										
	Temperature range	Name	Description	Version							
74HC4020PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads;	SOT403-1							
74HCT4020PW			body width 4.4 mm								
74HC4020BQ	–40 °C to +125 °C	DHVQFN16		SOT763-1							
74HCT4020BQ			very thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85$ mm								

5. Functional diagram








6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
Q0, Q3 to Q13	9, 7, 5, 4, 6, 13, 12, 14, 15, 1, 2, 3	output
GND	8	ground (0 V)
CP	10	clock input (HIGH-to-LOW, edge-triggered)
MR	11	master reset input (active HIGH)
V _{CC}	16	positive supply voltage

74HC_HCT4020


7. Functional description

Table 3. Function table

Input	Output	
СР	MR	Q0, Q3 to Q13
\uparrow	L	no change
↓	L	count
Х	Н	L

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; ↑ = LOW-to-HIGH clock transition; ↓ = HIGH-to-LOW clock transition.

7.1 Timing diagram



8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$		-	±20	mA
I _{OK}	output clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$		-	±20	mA
Io	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$		-	±25	mA
Icc	supply current			-	±50	mA
I _{GND}	ground current			-	±50	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	<u>[1]</u>			
		SO16, SSOP16, TSSOP16 and DHVQFN16 packages		-	500	mW

^[1] For SO16 package: P_{tot} derates linearly with 8 mW/K above 70 °C.

For SSOP16 and TSSOP16 packages: Ptot derates linearly with 5.5 mW/K above 60 $^{\circ}$ C.

For DHVQFN16 package: Ptot derates linearly with 4.5 mW/K above 60 °C.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	74HC4020		74	HCT402	20	Unit	
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
Δt/ΔV	input transition rise and fall rate	except for Schmitt trigger inputs							
		V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C

10. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC40	20					-				
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	٧
		$V_{CC} = 6.0 \text{ V}$	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		$V_{CC} = 6.0 \text{ V}$	-	2.8	1.8	-	1.8	-	1.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_{O} = -20 \mu A$; $V_{CC} = 2.0 \text{ V}$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O} = -20 \mu A$; $V_{CC} = 4.5 V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_O = -20 \mu A$; $V_{CC} = 6.0 \text{ V}$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL} LOW-level		$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	٧
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	٧
		$I_O = 20 \mu A; V_{CC} = 6.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	٧
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	٧
lı	input leakage current	$V_1 = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1	-	±1	μА
Icc	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	8.0	-	80	-	160	μА
Cı	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT4	020									
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_{O} = -20 \mu A$	4.4	4.5	-	4.4	-	4.4	-	٧
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	-	±1	-	±1	μА

Table 6. Static characteristics ... continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C		-40 °C to	+85 °C	–40 °C to	Unit		
			Min	Тур	Max	Min	Max	Min	Max	
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	8.0	-	80	-	160	μΑ
Δl _{CC}	additional supply current	$V_I = V_{CC} - 2.1 \text{ V}; I_O = 0 \text{ A};$ other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V								
		pin MR	-	110	396	-	495	-	539	μΑ
		pin CP	-	85	306	-	383	-	417	μΑ
Cı	input capacitance		-	3.5	-	-	-	-	-	pF

11. Dynamic characteristics

Table 7. Dynamic characteristics

GND (ground = 0 V); $C_L = 50$ pF unless otherwise specified; for test circuit, see <u>Figure 10</u>

Symbol	Parameter	Conditions		25 °C		-40 °C to	o +85 °C	–40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC402	20									
t _{pd}	propagation	CP to Q0; see Figure 8								
	delay	V _{CC} = 2.0 V; C _L = 50 pF	-	39	140	-	175	-	210	ns
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	-	14	28	-	35	-	42	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	11	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	11	24	-	30	-	36	ns
		Qn to Qn+1; see Figure 9								
		$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$	-	22	75	-	95	-	110	ns
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	-	8	15	-	19	-	22	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	6	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	6	13	-	16	-	19	ns
t _{PHL}	HIGH to LOW	MR to Qn; see Figure 8								
	propagation delay	V_{CC} =2.0 V; C_L = 50 pF	-	55	170	-	215	-	225	ns
	delay	$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	-	20	34	-	43	-	51	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	17	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	16	29	-	37	-	43	ns
t _t	transition	Qn; see Figure 8								
	time	V _{CC} = 2.0 V; C _L = 50 pF	-	19	75	-	95	-	110	ns
		V _{CC} = 4.5 V; C _L = 50 pF	-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	6	13	-	16	-	19	ns

 Table 7.
 Dynamic characteristics ...continued

GND (ground = 0 V); $C_L = 50$ pF unless otherwise specified; for test circuit, see Figure 10

Symbo	Parameter	Conditions		:	25 °C		–40 °C t	o +85 °C	-40 °C to	+125 °C	Unit
			N	/lin	Тур	Max	Min	Max	Min	Max	
t _W	pulse width	CP HIGH or LOW;									
		see Figure 8									
		$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$	8	80	14	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	•	16	4	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	•	14	3	-	17	-	20	-	ns
		MR HIGH; see Figure 8									
		$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$	8	80	17	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	•	16	6	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	•	14	5	-	17	-	20	-	ns
t _{rec}	recovery time	MR to CP; see Figure 8									
		$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$	į	50	6	-	65	-	75	-	ns
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	•	10	2	-	13	-	15	-	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$		9	2	-	11	-	13	-	ns
f _{max}	maximum	see Figure 8									
	frequency	$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$	6	6.0	30	-	4.8	-	4.0	-	MHz
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	3	30	92	-	24	-	20	-	MHz
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	101	-	-	-	-	-	MHz
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	3	35	109	-	28	-	24	-	MHz
C _{PD}	power dissipation capacitance		[3]	-	19	-	-	-	-	-	pF
74HCT4	1020	1						1			
t _{pd}	propagation	CP to Q0; see Figure 8	[1]								T
ρ	delay	$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		-	18	36	-	45	-	54	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	15	-	-	-	-	-	ns
		Qn to Qn+1; see Figure 9									+
		$V_{CC} = 4.5 \text{ V; } C_L = 50 \text{ pF}$		-	8	15	-	19	-	22	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	6	-	-	-	-	-	ns
t _{PHL}	HIGH to LOW	MR to Qn; see Figure 8									+
	propagation	$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		-	22	45	-	56	-	68	ns
	delay	$V_{CC} = 5.0 \text{ V; } C_L = 15 \text{ pF}$		-	19	-	-	-	-	-	ns
t _t	transition	Qn; see Figure 8	[2]								
-1	time	$V_{CC} = 4.5 \text{ V; } C_L = 50 \text{ pF}$		-	7	15	-	19	-	22	ns
t _W	pulse width	CP HIGH or LOW; see Figure 8									
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	2	20	7	-	25	-	30	-	ns
		MR HIGH; see Figure 8									+
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		20	8	-	25	-	30	_	ns
t _{rec}	recovery time	MR to CP; see Figure 8		-					20		+
-160	1000101, 11110	$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	-	10	2	-	13	-	15	-	ns
		v ₀₀ = 4.0 v, 0L = 00 pl					10	<u> </u>	10		110

74HC_HCT4020

Table 7. Dynamic characteristics ...continued

GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit, see <u>Figure 10</u>

Symbol	Parameter	Conditions		25 °C		–40 °C to	+85 °C	-40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
f _{max}	maximum	see Figure 8								
	frequency	$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	25	47	-	20	-	17	-	MHz
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	52	-	-	-	-	-	MHz
C _{PD}	power dissipation capacitance	[3]	-	20	-	-	-	-	-	pF

- [1] t_{pd} is the same as t_{PHL} and t_{PLH} .
- [2] t_t is the same as t_{THL} and t_{TLH} .
- [3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma \ (C_L \times V_{CC}^2 \times f_o) \ where:$$

f_i = input frequency in MHz;


fo = output frequency in MHz;

 $\Sigma (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs};$

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V.

12. Waveforms



Measurement points are given in Table 8.

V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig 8. Clock timing, propagation delays, pulse widths and measurement points





Table 8. Measurement points

Туре	Input	Output
	V _M	V _M
74HC4020	0.5 × V _{CC}	$0.5 \times V_{CC}$
74HCT4020	1.3 V	1.3 V



Test data is given in Table 9.

Definitions test circuit:

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

 C_L = Load capacitance including jig and probe capacitance.

Fig 10. Test circuit for measuring switching times


Table 9. Test data

Туре	Input	Load	
	V _I	t _r , t _f	C _L
74HC4020	V _{CC}	6 ns	15 pF, 50 pF
74HCT4020	3 V	6 ns	15 pF, 50 pF

13. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN ISSUE DAT		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT109-1	076E07	MS-012			99-12-27 03-02-19	

Fig 11. Package outline SOT109-1 (SO16)

74HC_HCT4020

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTL	INE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERS	ION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT3	38-1		MO-150			99-12-27 03-02-19

Fig 12. Package outline SOT338-1 (SSOP16)

74HC_HCT4020

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	>	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

_ c	OUTLINE		REFER	EUROPEAN	ISSUE DATE		
	VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
	SOT403-1		MO-153				99-12-27 03-02-18

Fig 13. Package outline SOT403-1 (TSSOP16)

74HC_HCT4020

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 14. Package outline SOT763-1 (DHVQFN16)

74HC_HCT4020

14. Abbreviations

Table 10. Abbreviations

Acronym	Abbreviation
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test

15. Revision history

Table 11. Revision history

,									
Document ID	Release date	Data sheet status	Change notice	Supersedes					
74HC_HCT4020 v.6	20160203	Product data sheet	-	74HC_HCT4020 v.5					
Modifications:	Type numbers 74H0	Type numbers 74HC4020N and 74HCT4020N (SOT38-4) removed.							
74HC_HCT4020 v.5	20120806	Product data sheet	-	74HC_HCT4020 v.4					
Modifications:	Measurement points	s added to figure 8 (errata	a).						
74HC_HCT4020 v.4	20111213	Product data sheet	-	74HC_HCT4020 v.3					
Modifications:	 Legal pages update 	Legal pages updated.							
74HC_HCT4020 v.3	20100120	Product data sheet	-	74HC_HCT4020_CNV v.2					
74HC_HCT4020_CNV v.2	19970901	Product specification	-	-					

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74HC HCT4020

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

non-automotive qualified products in automotive equipment or applications.

Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

18. Contents

1	General description	. 1
2	Features and benefits	. 1
3	Applications	. 1
4	Ordering information	. 1
5	Functional diagram	. 2
6	Pinning information	. 3
6.1	Pinning	. 3
6.2	Pin description	
7	Functional description	. 4
7.1	Timing diagram	. 4
8	Limiting values	. 5
9	Recommended operating conditions	. 5
10	Static characteristics	. 6
11	Dynamic characteristics	. 7
12	Waveforms	. 9
13	Package outline	12
14	Abbreviations	16
15	Revision history	16
16	Legal information	17
16.1	Data sheet status	
16.2	Definitions	17
16.3	Disclaimers	17
16.4	Trademarks	18
17	Contact information	18
12	Contents	10

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Nexperia:

74HC4020DB 74HC4020D 74HC4020N 74HC4020PW 74HCT4020DB 74HCT4020N 74HCT4020PW

NXP:

74HC4020D,652 74HC4020DB,112 74HC4020DB,118 74HC4020D,653 74HC4020N,652 74HC4020PW,112

74HC4020PW,118 74HCT4020D,652 74HCT4020DB,112 74HCT4020DB,118 74HCT4020D,653 74HCT4020PW,112

74HCT4020PW,112 74HCT4020PW,118 74HC4020BQ,115 74HCT4020BQ,115