### INTEGRATED CIRCUITS

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

## **74HC/HCT563**

Octal D-type transparent latch; 3-state; inverting

Product specification
File under Integrated Circuits, IC06

December 1990





# Octal D-type transparent latch; 3-state; inverting

### 74HC/HCT563

#### **FEATURES**

- 3-state inverting outputs for bus oriented applications
- Inputs and outputs on opposite sides of package allowing easy interface with microprocessor
- Common 3-state output enable input
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT563 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT563 are octal D-type transparent latches featuring separate D-type inputs for each latch and inverting 3-state outputs for bus oriented applications.

A latch enable (LE) input and an output enable (OE) input are common to all latches.

The "563" is functionally identical to the "573", but has inverted outputs.

The "563" consists of eight D-type transparent latches with 3-state inverting outputs. The LE and  $\overline{\text{OE}}$  are

common to all latches.

When LE is HIGH, data at the D<sub>n</sub> inputs enter the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When  $\overline{OE}$  is LOW, the contents of the 8 latches are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the latches.

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}C$ ;  $t_r = t_f = 6 \, \text{ns}$ 

| SYMBOL                              | PARAMETER  | CONDITIONS                                    | TYP | UNIT |      |
|-------------------------------------|--|---|-----|------|------|
|                                     | PARAMETER  |   | НС  | нст  | UNII |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay $D_n$ , LE to $\overline{Q}_n$ | C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V | 14  | 16   | ns   |
| Cı                                  | input capacitance                                |   | 3.5 | 3.5  | pF   |
| C <sub>PD</sub>                     | power dissipation capacitance per latch          | notes 1 and 2                                 | 19  | 19   | pF   |

#### **Notes**

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

 $\sum (C_1 \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is  $V_I = GND$  to  $V_{CC}$  for HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5$  V

#### ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information".


# Octal D-type transparent latch; 3-state; inverting


### 74HC/HCT563

#### **PIN DESCRIPTION**

| PIN NO.                        | SYMBOL                               | NAME AND FUNCTION                        |
|--------------------------------|--------------------------------------|--|
| 2, 3, 4, 5, 6, 7, 8, 9         | D <sub>0</sub> to D <sub>7</sub>     | data inputs                              |
| 11                             | LE                                   | latch enable input (active HIGH)         |
| 1                              | ŌĒ                                   | 3-state output enable input (active LOW) |
| 10                             | GND                                  | ground (0 V)                             |
| 19, 18, 17, 16, 15, 14, 13, 12 | $\overline{Q}_0$ to $\overline{Q}_7$ | 3-state latch outputs                    |
| 20                             | V <sub>CC</sub>                      | positive supply voltage                  |








# Octal D-type transparent latch; 3-state; inverting

### 74HC/HCT563




#### **FUNCTION TABLE**

| OPERATING<br>MODES                 | IN     | IPUT   | S              | INTER-<br>NAL | OUT-<br>PUTS   |  |  |
|------------------------------------|--------|--------|----------------|---------------|--|--|--|
| WIODES                             | ŌΕ     | LE     | D <sub>n</sub> | LATCHES       | $\overline{\mathbf{Q}}_0$ to $\overline{\mathbf{Q}}_7$ |  |  |
| enable and read register           | L<br>L | H<br>H | L<br>H         | L<br>H        | H<br>L   |  |  |
| latch and read register            | L<br>L | L<br>L | l<br>h         | L<br>H        | H<br>L   |  |  |
| latch register and disable outputs | H<br>H | L      | l<br>h         | L<br>H        | Z<br>Z   |  |  |

#### Notes

- 1. H = HIGH voltage level
  - h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition
  - L = LOW voltage level
  - I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition
  - Z = high impedance OFF-state



# Octal D-type transparent latch; 3-state; inverting

74HC/HCT563

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

|                                     | PARAMETER   | T <sub>amb</sub> (°C) |                |                 |                 |                 |                 |                 |      | TEST CONDITIONS   |           |
|-------------------------------------|---|-----------------------|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------|-------------------|-----------|
| SYMBOL                              |   |                       | 74HC           |                 |                 |                 |                 |                 |      |                   |           |
|                                     |   | +25                   |                |                 | -40 to +85      |                 | -40 to +125     |                 | UNIT | V <sub>CC</sub>   | WAVEFORMS |
|                                     |   | min.                  | typ.           | max.            | min.            | max.            | min.            | max.            |      | (*)               |           |
| t <sub>PHL</sub> / t <sub>PLH</sub> |   |                       | 47             | 145             |                 | 180             |                 | 220             | ns   | 2.0               | Fig.6     |
|                                     | D <sub>n</sub> to Q <sub>n</sub>                                |                       | 17<br>14       | 29<br>25        |                 | 36<br>31        |                 | 44<br>38        |      | 4.5<br>6.0        |           |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay   |                       | 47             | 145             |                 | 180             |                 | 220             | ns   | 2.0               | Fig.7     |
|                                     | LE to $\overline{\mathbb{Q}}_{n}$                               |                       | 17<br>14       | 29<br>25        |                 | 36<br>31        |                 | 44<br>38        |      | 4.5<br>6.0        |           |
| t <sub>PZH</sub> / t <sub>PZL</sub> | 3-state output enable time                                      |                       | 47<br>17       | 150<br>30       |                 | 190<br>38       |                 | 225<br>45       | ns   | 2.0<br>4.5        | Fig.8     |
|                                     | OE to Q <sub>n</sub>  |                       | 14             | 26              |                 | 33              |                 | 38              |      | 6.0               |           |
| t <sub>PHZ</sub> / t <sub>PLZ</sub> | 3-state output disable time $\overline{OE}$ to $\overline{Q}_n$ |                       | 50<br>18<br>14 | 150<br>30<br>26 |                 | 190<br>38<br>33 |                 | 225<br>45<br>38 | ns   | 2.0<br>4.5<br>6.0 | Fig.8     |
| t <sub>THL</sub> / t <sub>TLH</sub> | output transition time  |                       | 14<br>5<br>4   | 60<br>12<br>10  |                 | 75<br>15<br>13  |                 | 90<br>18<br>15  | ns   | 2.0<br>4.5<br>6.0 | Fig.6     |
| t <sub>W</sub>                      | enable pulse width<br>HIGH                                      | 80<br>16<br>14        | 14<br>5<br>4   |                 | 100<br>20<br>17 |                 | 120<br>24<br>20 |                 | ns   | 2.0<br>4.5<br>6.0 | Fig.7     |
| t <sub>su</sub>                     | set-up time<br>D <sub>n</sub> to LE                             | 50<br>10<br>9         | 11<br>4<br>3   |                 | 65<br>13<br>11  |                 | 75<br>15<br>13  |                 | ns   | 2.0<br>4.5<br>6.0 | Fig.9     |
| t <sub>h</sub>                      | hold time<br>D <sub>n</sub> to LE                               | 4<br>4<br>4           | -6<br>-2<br>-2 |                 | 4<br>4<br>4     |                 | 4<br>4<br>4     |                 | ns   | 2.0<br>4.5<br>6.0 | Fig.9     |

# Octal D-type transparent latch; 3-state; inverting

74HC/HCT563

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT          | UNIT LOAD COEFFICIENT |  |  |  |  |  |  |  |
|----------------|-----------------------|--|--|--|--|--|--|--|
| D <sub>n</sub> | 0.35                  |  |  |  |  |  |  |  |
| LE             | 0.65                  |  |  |  |  |  |  |  |
| ŌĒ             | 1.25                  |  |  |  |  |  |  |  |

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

|                                     | PARAMETER   | T <sub>amb</sub> (°C) |       |      |            |      |             |      |      | TEST CONDITIONS |           |
|-------------------------------------|---|-----------------------|-------|------|------------|------|-------------|------|------|-----------------|-----------|
| SYMBOL                              |   |                       | 74HCT |      |            |      |             |      |      |                 |           |
|                                     |   | +25                   |       |      | -40 to +85 |      | -40 to +125 |      | UNIT | V <sub>CC</sub> | WAVEFORMS |
|                                     |   | min.                  | typ.  | max. | min.       | max. | min.        | max. |      | (-,             |           |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay $D_n$ to $\overline{Q}_n$                     |                       | 18    | 30   |            | 38   |             | 45   | ns   | 4.5             | Fig.6     |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay LE to $\overline{Q}_n$                        |                       | 19    | 35   |            | 44   |             | 53   | ns   | 4.5             | Fig.7     |
| t <sub>PZH</sub> / t <sub>PZL</sub> | 3-state output enable time $\overline{OE}$ to $\overline{Q}_n$  |                       | 20    | 35   |            | 44   |             | 53   | ns   | 4.5             | Fig.8     |
| t <sub>PHZ</sub> / t <sub>PLZ</sub> | 3-state output disable time $\overline{OE}$ to $\overline{Q}_n$ |                       | 22    | 35   |            | 44   |             | 53   | ns   | 4.5             | Fig.8     |
| t <sub>THL</sub> / t <sub>TLH</sub> | output transition time  |                       | 5     | 12   |            | 15   |             | 18   | ns   | 4.5             | Fig.6     |
| t <sub>W</sub>                      | enable pulse width<br>HIGH                                      | 16                    | 5     |      | 20         |      | 24          |      | ns   | 4.5             | Fig.7     |
| t <sub>su</sub>                     | set-up time<br>D <sub>n</sub> to LE                             | 10                    | 3     |      | 13         |      | 15          |      | ns   | 4.5             | Fig.9     |
| t <sub>h</sub>                      | hold time<br>D <sub>n</sub> to LE                               | 5                     | -1    |      | 5          |      | 5           |      | ns   | 4.5             | Fig.9     |

# Octal D-type transparent latch; 3-state; inverting

### 74HC/HCT563

#### **AC WAVEFORMS**






Fig.6 Waveforms showing the data input  $(D_n)$  to output  $(\overline{Q}_n)$  propagation delays and the output transition times.




output transition times.



(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

Fig.8 Waveforms showing the 3-state enable and disable times.



#### **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

### **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### NXP:

74HC563D,652 74HC563D,653 74HC563N,652 74HCT563D,652 74HCT563DB,112 74HCT563DB,118 74HCT563D,653 74HCT563N,652