

# LOG112 LOG2112

SBOS246D - JUNE 2002 - REVISED APRIL 2005

# Precision LOGARITHMIC AND LOG RATIO AMPLIFIERS

## **FEATURES**

- **EASY-TO-USE COMPLETE FUNCTION**
- OUTPUT SCALING AMPLIFIER
- ON-CHIP 2.5V VOLTAGE REFERENCE
- HIGH ACCURACY: 0.2% FSO Over 5 Decades
- WIDE INPUT DYNAMIC RANGE:
   7.5 Decades, 100pA to 3.5mA
- **LOW QUIESCENT CURRENT: 1.75mA**
- WIDE SUPPLY RANGE: ±4.5V to ±18V
- PACKAGES: SO-14 (narrow) and SO-16

# **APPLICATIONS**


- LOG, LOG RATIO: Communication, Analytical, Medical, Industrial, Test, General Instrumentation
- PHOTODIODE SIGNAL COMPRESSION AMP
- ANALOG SIGNAL COMPRESSION IN FRONT OF ANALOG-TO-DIGITAL (A/D) CONVERTER
- ABSORBANCE MEASUREMENT
- OPTICAL DENSITY MEASUREMENT


## DESCRIPTION

The LOG112 and LOG2112 are versatile integrated circuits that compute the logarithm or log ratio of an input current relative to a reference current.  $V_{LOGOUT}$  of the LOG112 and LOG2112 are trimmed to 0.5V per decade of input current, ensuring high precision over a wide dynamic range of input signals.

The LOG112 and LOG2112 features a 2.5V voltage reference that may be used to generate a precision current reference using an external resistor.

Low DC offset voltage and temperature drift allow accurate measurement of low-level signals over the specified temperature range of  $-5^{\circ}$ C to  $+75^{\circ}$ C.







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



#### ABSOLUTE MAXIMUM RATINGS(1)

Supply Voltage, V+ to V	±18V
Inputs	±18V
Input Current	
Output Short-Circuit Current(2)	Continuous
Operating Temperature	40°C to +85°C
Storage Temperature	55°C to +125°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. (2) One output per package.

# ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
LOG112	SO-14	D	LOG112A
LOG2112	SO-16	DW	LOG2112A

NOTES: (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **PIN CONFIGURATION**



# **ELECTRICAL CHARACTERISTICS**

**Boldface** limits apply over the specified temperature range,  $T_A = -5^{\circ}C$  to  $+75^{\circ}C$ .

At T<sub>A</sub> = +25°C, V<sub>S</sub> =  $\pm 5$ V, and R<sub>OUT</sub> = 10k $\Omega$ , unless otherwise noted.

		LO	OG112, LOG21	12		
PARAMETER	CONDITION	MIN	TYP	MAX	UNITS	
CORE LOG FUNCTION						
V <sub>IN</sub> /V <sub>OUT</sub> Equation		V <sub>LOGC</sub>	$_{\text{OUT}} = (0.5\text{V})\text{LOG}$	(I <sub>1</sub> /I <sub>2</sub> )	V	
LOG CONFORMITY ERROR <sup>(1)</sup>						
Initial	1nA to 100μA (5 decades)		0.01	0.2	%	
_	100pA to 3.5mA (7.5 decades)		0.13		%	
over Temperature	1nA to 100μA (5 decades)		0.0001		%/°C	
	100pA to 3.5mA (7.5 decades)		0.005		%/°C	
GAIN <sup>(2)</sup>						
Initial Value	1nA to 100μA		0.5		V/decade	
Gain Error	1nA to 100μA		0.10	±1	%	
vs Temperature	T <sub>MIN</sub> to T <sub>MAX</sub>		0.003	0.01	%/°C	
INPUT, A <sub>1A</sub> and A <sub>1B</sub> , A <sub>2A</sub> , A <sub>2B</sub>						
Offset Voltage			±0.3	±1.5	mV	
vs Temperature	T <sub>MIN</sub> to T <sub>MAX</sub>		±2		μ <b>V/°C</b>	
vs Power Supply (PSRR)	$V_{S} = \pm 4.5 V \text{ to } \pm 18 V$		5	20	μV/V	
Input Bias Current	T 40 T	D-	±5	 	pA	
vs Temperature Voltage Noise	T <sub>MIN</sub> to T <sub>MAX</sub> f = 10Hz to 10kHz	100	ubles Every 10	U C	μVrms	
vollage INUISE	f = 10Hz to $10kHz$	1	30		μνιτις nV/√Hz	
Current Noise	f = 1kHz	[	4		fA/√Hz	
Common-Mode Voltage Range (Positive)	1 - 1812	(V+) - 2	(V+) - 1.5		V	
(Negative)		(V-) + 2	(V-) + 1.2		v	
Common-Mode Rejection Ratio (CMRR)		( , ,	10		μV/V	
OUTPUT, (V <sub>LOG OUT</sub> ) A <sub>2A</sub> , A <sub>2B</sub>						
Output Offset, V <sub>OSO</sub> , Initial			±3	±15	mV	
vs Temperature	T <sub>MIN</sub> to T <sub>MAX</sub>		±10		μ <b>V/</b> °C	
Full-Scale Output (FSO)	$V_S = \pm 5V$	(V-) + 1.2		(V+) - 1.5	V	
Short-Circuit Current		, ,	±18		mA	
TOTAL ERROR <sup>(3)(4)</sup>	I <sub>1</sub> or I <sub>2</sub> remains fixed while other varies.					
Initial	Min to Max					
IIIIdi	$I_1$ or $I_2 = 5mA$ ( $V_S \ge \pm 6V$ )			±150	mV	
	$I_1$ or $I_2 = 3.5\text{mA}$			±75	mV	
	$I_1 \text{ or } I_2 = 0.0117$			±20	mV	
	$I_1 \text{ or } I_2 = 100 \mu A$			±20	mV	
	$I_1 \text{ or } I_2 = 10 \mu\text{A}$			±20	mV	
	$I_1$ or $I_2 = 10\mu$ A			±20	mV	
	$I_1 \text{ or } I_2 = 100 \text{ nA}$			±20	mV	
	$I_1$ or $I_2 = 100 \text{ m}$			±20	mV	
	$I_1$ or $I_2 = 1000$			±20	mV	
	$I_1 \text{ or } I_2 = 350 \text{pA}$	1		±20	mV	
	$I_1 \text{ or } I_2 = 300pA$			±20	mV	
vs Temperature	$I_1 \text{ or } I_2 = 765 \text{p/t}$		±1.2	120	mV/°C	
To Tomporatare	$I_1$ or $I_2 = 1$ mA		±0.4		mV/°C	
	$I_1 \text{ or } I_2 = 100 \mu A$		±0.1		mV/°C	
	$I_1$ or $I_2 = 10 \mu A$		±0.05		mV/°C	
	$I_1$ or $I_2 = 10\mu A$		±0.05		mV/°C	
	$I_1$ or $I_2 = 100$ nA		±0.09		mV/°C	
	I <sub>1</sub> or I <sub>2</sub> = 1001A		±0.2		mV/°C	
	$I_1$ or $I_2 = 10$ $I_1$ or $I_2 = 1$ $I_1$	1	±0.2		mV/°C	
	$I_1$ or $I_2 = 350$ pA	1	±0.3		mV/°C	
	$I_1 \text{ or } I_2 = 300 \text{pA}$	1	±0.3		mV/°C	
vs Supply	$l_1 \text{ or } l_2 = 100 \text{pA}$	1	±3.0		mV/V	
	$I_1$ or $I_2 = 3.51$ mA	1	±0.1		mV/V	
	$I_1 \text{ or } I_2 = 100 \mu A$	1	±0.1		mV/V	
	$I_1$ or $I_2 = 10\mu A$	1	±0.1		mV/V	
	$I_1$ or $I_2 = 10\mu$ K	1	±0.1		mV/V	
	$I_1 \text{ or } I_2 = 100\text{nA}$		±0.1		mV/V	
	$I_1$ or $I_2 = 100 \text{ m}$	1	±0.1		mV/V	
	$I_1$ or $I_2 = 100A$ $I_1$ or $I_2 = 1nA$	1	±0.25		mV/V	
	$I_1 \text{ or } I_2 = 350 \text{pA}$	1	±0.25		mV/V	
		1	±0.1		mV/V	
	$I_1$ or $I_2 = 100pA$	I	±0.1		IIIV/V	

NOTES: (1) Log Conformity Error is the peak deviation from the best-fit-straight line of  $V_O$  versus LOG ( $I_1/I_2$ ) curve expressed as a percent of peak-to-peak full-scale output. K, scale factor, equals 0.5V output per decade of input current. (2) Scale factor of core log function is trimmed to 0.5V output per decade change of input current. (3) Worst-case Total Error for any ratio of  $I_1/I_2$ , as the largest of the two errors, when  $I_1$  and  $I_2$  are considered separately. (4) Total Error includes offset voltage, bias current, gain, and log conformity. (5) Bandwidth (3dB) and transient response are a function of both the compensation capacitor and the level of input current.



# **ELECTRICAL CHARACTERISTICS (Cont.)**

**Boldface** limits apply over the specified temperature range,  $T_A = -5^{\circ}C$  to  $+75^{\circ}C$ .

At T<sub>A</sub> = +25°C, V<sub>S</sub> =  $\pm 5$ V, and R<sub>L</sub> = 10k $\Omega$ , unless otherwise noted.


		LC	)G112, LOG21	12	
PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
FREQUENCY RESPONSE, CORE LOG <sup>(5)</sup>					
BW, 3dB					
$I_2 = 10nA$	$C_{C} = 4500pF$		0.1		kH
$I_2 = 1\mu A$	$C_{C} = 150pF$		38		kH
$I_2 = 10 \mu A$	$C_{C} = 150pF$		40		kH
$I_2 = 1 \text{mA}$	$C_C = 50pF$		45		kHz
Step Response					
Increasing					
$I_1 = 10nA \text{ to } 100nA$	$C_C = 120pF, I_2 = 31.6nA$		1.1		ms
$I_1 = 1 \mu A$ to $100 \mu A$	$C_C = 375 pF, I_2 = 10 \mu A$		1.6		μs
$I_1 = 1\mu A$ to 1mA	$C_C = 950 pF, I_2 = 31.6 \mu A$		1.5		μs
Decreasing					
$I_1 = 100 \text{nA} \text{ to } 10 \text{nA}$	$C_C = 120pF, I_2 = 31.6nA$		2.1		ms
$I_1 = 100 \mu A \text{ to } 1 \mu A$	$C_C = 375 pF, I_2 = 10 \mu A$		31.2		μs
$I_1 = 1 \text{mA} \text{ to } 1 \mu \text{A}$	$C_C = 950 pF, I_2 = 31.6 \mu A$		39		μs
Increasing					
$I_2 = 10 \text{nA} \text{ to } 100 \text{nA}$	$C_C = 125pF, I_1 = 31.6nA$		2.6		ms
$I_2 = 1\mu A \text{ to } 100\mu A$	$C_C = 750 pF, I_1 = 10 \mu A$		113		μs
$I_2 = 1\mu A$ to 1mA	$C_C = 10.5 \text{nF}, I_1 = 31.6 \mu \text{A}$		1.2		ms
Decreasing					
$I_2 = 100 \text{nA} \text{ to } 10 \text{nA}$	$C_C = 125pF, I_1 = 31.6nA$		630		μs
$I_2 = 100 \mu A \text{ to } 1 \mu A$	$C_C = 750 pF, I_1 = 10 \mu A$		6.6		μs
$I_2 = 1 \text{mA to } 1 \mu \text{A}$	$C_C = 10.5 \text{nF}, I_1 = 31.6 \mu\text{A}$		13.3		μs
OP AMP, A3					
Input Offset Voltage			+250	±1000	μV
vs Temperature	T <sub>MIN</sub> to T <sub>MAX</sub>		<u>+2</u>		μ <b>V/°C</b>
vs Supply	$V_{S} = \pm 4.5 V \text{ to } \pm 18 V$		5	50	μV/V
Input Bias Current	-		-10		nA
Input Offset Current			±0.5		nA
Input Voltage Range		(V-)		(V+) - 1.5	V
Input Noise, f = 0.1Hz to 10Hz			1		μV <sub>PP</sub>
f = 1kHz			28		nV/√Hz
Open-Loop Voltage Gain			88		dB
Gain-Bandwidth Product			1.4		MHz
Slew Rate			0.5		V/μs
Settling Time, 0.01%	$G = -1$ , 3V Step, $C_L = 100pF$		16		μs
Rated Output		(V-) + 1.5		(V+) - 0.9	V
Short-Circuit Current			±4		mA
VOLTAGE REFERENCE					
Bandgap Voltage			2.5		V
Error, Initial			±0.05	±0.5	%
vs Temperature	T <sub>MIN</sub> to T <sub>MAX</sub>		±25		ppm/°C
vs Supply	$V_{S} = \pm 4.5 V \text{ to } \pm 18 V$		±10		ppm/V
vs Load	$I_{LOAD} = 10mA$		±600		ppm/mA
Short-Circuit Current			16		mA
POWER SUPPLY					
Operating Range	V <sub>S</sub>	±4.5		±18	V
Quiescent Current	I <sub>O</sub> = 0			1	
LOG112	1		±1.25	±1.75	mA
LOG2112			±2.5	±3.5	mA
TEMPERATURE RANGE					
Specified Range, T <sub>MIN</sub> to T <sub>MAX</sub>		-5		75	°C
Operating Range		-40		85	∘c
Storage Range		-55		125	°C
Thermal Resistance, $\theta_{JA}$ SO-14			110	1.20	∘c/w
SO-16		I	80		°C/W


NOTES: (1) Log Conformity Error is the peak deviation from the best-fit-straight line of  $V_O$  vs LOG( $I_1/I_2$ ) curve expressed as a percent of peak-to-peak full-scale output. K, scale factor, equals 0.5V output per decade of input current. (2) Scale factor of core log function is trimmed to 0.5V output per decade change of input current. (3) Worst-case Total Error for any ratio of  $I_1/I_2$ , as the largest of the two errors, when  $I_1$  and  $I_2$  are considered separately. (4) Total Error includes offset voltage, bias current, gain, and log conformity. (5) Bandwidth (3dB) and transient response are a function of both the compensation capacitor and the level of input current.





# TYPICAL CHARACTERISTICS


At  $T_A$  = +25°C,  $V_S$  = ±5V, and  $R_L$  = 10k $\Omega$ , unless otherwise noted.


















# **TYPICAL CHARACTERISTICS (Cont.)**

At  $T_A$  = +25°C,  $V_S$  = ±5V, and  $R_L$  = 10k $\Omega$ , unless otherwise noted.









## APPLICATION INFORMATION

The LOG112 is a true logarithmic amplifier that uses the base-emitter voltage relationship of bipolar transistors to compute the logarithm, or logarithmic ratio of a current ratio.

Figure 1 and Figure 2 show the basic connections required for operation of the LOG112 and LOG2112. In order to reduce the influence of lead inductance of power-supply lines, it is recommended that each supply be bypassed with a  $10\mu F$  tantalum capacitor in parallel with a 1000pF ceramic capacitor, as shown in Figure 1 and Figure 2. Connecting the capacitors as close to the LOG112 and LOG2112 as possible will contribute to noise reduction as well.




FIGURE 1. Basic Connections of the LOG112.




FIGURE 2. Basic Connections of the LOG2112.

#### INPUT CURRENT RANGE

To maintain specified accuracy, the input current range of the LOG112 and LOG2112 should be limited from 100pA to 3.5mA. Input currents outside of this range may compromise the LOG112 performance. Input currents larger than 3.5mA result in increased nonlinearity. An absolute maximum input current rating of 10mA is included to prevent excessive power dissipation that may damage the input transistor.

On  $\pm 5V$  supplies, the total input current (I<sub>1</sub> + I<sub>2</sub>) is limited to 4.5mA. Due to compliance issues internal to the LOG112 and LOG2112, to accommodate larger total input currents, supplies should be increased.

#### SETTING THE REFERENCE CURRENT

When the LOG112 and LOG2112 are used to compute logarithms, either  $I_1$  or  $I_2$  can be held constant to become the reference current to which the other is compared.

V<sub>LOGOUT</sub> is expressed as:

$$V_{LOGOUT} = (0.5V)LOG (I_1/I_{REF})$$
 (1)

 $I_{REF}$  can be derived from an external current source (such as that shown in Figure 3), or it may be derived from a voltage source with one or more resistors. When a single resistor is used, the value may be large depending on  $I_{REF}$ . If  $I_{REF}$  is 10nA and +2.5V is used:

$$R_{REF} = 2.5 V/10 nA = 250 M\Omega$$
 (2)




FIGURE 3. Temperature Compensated Current Source.

A voltage divider may be used to reduce the value of the resistor, as shown in Figure 4. When using this method, one must consider the possible errors caused by the amplifier's input offset voltage. The input offset voltage of amplifier  $A_1$  has a maximum value of 1.5mV, making  $V_{\text{REF}}$  a suggested value of 100mV.




FIGURE 4. T Network for Reference Current.



Figure 5 shows a low-level current source using a series resistor. The low offset op amp reduces the effect of the LOG112 and LOG2112's input offset voltage.




FIGURE 5. Current Source with Offset Compensation.

#### FREQUENCY RESPONSE

The frequency response curves seen in the Typical Characteristic curves are shown for constant DC I1 and I2 with a small-signal AC current on one input.

The 3dB frequency response of the LOG112 and LOG2112 are a function of the magnitude of the input current levels and of the value of the frequency compensation capacitor. See Typical Characteristic curve, 3dB Frequency Response for details.

The transient response of the LOG112 and LOG2112 are different for increasing and decreasing signals. This is due to the fact that a log amp is a nonlinear gain element and has different gains at different levels of input signals. Smaller input currents require greater gain to maintain full dynamic range, and will slow the frequency response of the LOG112 and LOG2112.

#### FREQUENCY COMPENSATION

Frequency compensation for the LOG112 is obtained by connecting a capacitor between pins 5 and 14. Frequency compensation for the LOG2112 is obtained by connecting a capacitor between pins 2 and 5, or 15 and 12. The size of the capacitor is a function of the input currents, as shown in the Typical Characteristic curves (Minimum Value of Compensation Capacitor). For any given application, the smallest value of the capacitor which may be used is determined by the maximum value of I2 and the minimum value of I1. Larger values of C<sub>C</sub> make the LOG112 and LOG2112 more stable, but reduce the frequency response.

In an application, highest overall bandwidth can be achieved by detecting the signal level at V<sub>OUT</sub>, then switching in appropriate values of compensation capacitors.

#### **NEGATIVE INPUT CURRENTS**

The LOG112 and LOG2112 function only with positive input currents (conventional current flows into input current pins). In situations where negative input currents are needed, the circuits in Figures 6, 7, and 8 may be used.




FIGURE 6. Current Inverter/Current Source.




FIGURE 7. Precision Current Inverter/Current Source.



#### **VOLTAGE INPUTS**

The LOG112 and LOG2112 give the best performances with current inputs. Voltage inputs may be handled directly with series resistors, but the dynamic input range is limited to approximately three decades of input voltage by voltage noise and offsets. The transfer function of Equation 13 applies to this configuration.

# ACHIEVING HIGHER ACCURACY WITH HIGHER INPUT CURRENTS

As input current to the LOG112 increases, output accuracy degrades. For a 4.5mA input current on  $\pm 5$ V supplies and a 10mA input current on  $\pm 12$ V supplies, total output error can be between 15% and 25%. Applying a common-mode volt-

age to  $V_{CM}$  of at least +1V and up to 2.5V, brings the log transistors out of saturation and reduces output error to approximately 10%. To avoid forward biasing a photodiode, return the cathode to the  $V_{CM}$  pin, as shown in Figure 9. To reverse bias the photodiode, apply a more positive voltage to the cathode than the anode.

## **APPLICATION CIRCUITS**

#### **LOG RATIO**

One of the more common uses of log ratio amplifiers is to measure absorbance. See Figure 10 for a typical application.

- Absorbance of the sample is  $A = \log \lambda_1 / \lambda_1$  (3)
- If  $D_1$  and  $D_2$  are matched  $A \propto (0.5V) \log I_1/I_2$  (4)




FIGURE 8. Precision Current Inverter/Current Source.




FIGURE 9. Extending Input Current Level and Improving Accuracy by Applying a Common-Mode Voltage.



#### **DATA COMPRESSION**

In many applications, the compressive effects of the logarithmic transfer function are useful. For example, a LOG112 preceding a 12-bit A/D converter can produce the dynamic range equivalent to a 20-bit converter.

#### **OPERATION ON SINGLE SUPPLY**

Many applications do not have the dual supplies required to operate the LOG112 and LOG2112. Figure 11 shows the LOG112 and LOG2112 configured for operation with a single +5V supply.




FIGURE 10. Absorbance Measurement.

#### MEASURING AVALANCHE PHOTODIODE CURRENT

The wide dynamic range of the LOG112 and LOG2112 is useful for measuring avalanche photodiode current (APD), as shown in Figure 12.




FIGURE 11. Single +5V Power-Supply Operation.




FIGURE 12. High-Side Shunt for APD Measures 3 Decades of APD Current.



# **INSIDE THE LOG112**

Using the base-emitter voltage relationship of matched bipolar transistors, the LOG112 establishes a logarithmic function of input current ratios. Beginning with the base-emitter voltage defined as:

$$V_{BE} = V_T \ln \frac{I_C}{I_S}$$
 where:  $V_T = \frac{kT}{q}$  (1)

 $k = Boltzmann's constant = 1.381 \cdot 10^{-23}$ 

T = Absolute temperature in degrees Kelvin

q = Electron charge = 1.602 • 10<sup>-19</sup> Coulombs

I<sub>C</sub> = Collector current

I<sub>S</sub> = Reverse saturation current

From the circuit in Figure 12:

$$V_{L} = V_{BE_1} - V_{BE_2} \tag{2}$$

Substituting (1) into (2) yields:

$$V_{L} = V_{T_{1}} \ln \frac{I_{1}}{I_{S_{1}}} - V_{T_{2}} \ln \frac{I_{2}}{I_{S_{2}}}$$
 (3)

If the transistors are matched and isothermal and  $V_{TI} = V_{T2}$ , then (3) becomes:

$$V_{L} = V_{T_{1}} \left[ ln \frac{l_{1}}{l_{S}} - ln \frac{l_{2}}{l_{S}} \right]$$
 (4)

$$V_{L} = V_{T} \ln \frac{I_{1}}{I_{2}} \text{ and since}$$
 (5)

$$ln x = 2.3 log_{10} x$$
 (6)

$$V_{L} = n V_{T} \log \frac{I_{1}}{I_{2}}$$
 (7)

where n = 2.3 (8)

also

$$V_{OUT} = V_{L} \frac{R_{1} + R_{2}}{R_{1}}$$
 (9)

$$V_{OUT} = \frac{R_1 + R_2}{R_1} n V_T \log \frac{I_1}{I_2}$$
 (10)

or 
$$V_{OUT} = (0.5V)LOG\left(\frac{I_1}{I_2}\right)$$
 (11)




FIGURE 13. Simplified Model of a Log Amplifier.

NOTE:  $R_1$  is a metal resistor used to compensate for gain over temperature.

# **DEFINITION OF TERMS**

#### TRANSFER FUNCTION

The ideal transfer function is:

$$V_{LOGOLIT} = (0.5V)LOG (I_1/I_2)$$

Figure 14 shows the graphical representation of the transfer over valid operating range for the LOG112 and LOG2112.

#### **ACCURACY**

Accuracy considerations for a log ratio amplifier are somewhat more complicated than for other amplifiers. This is because the transfer function is nonlinear and has two inputs, each of which can vary over a wide dynamic range. The accuracy for any combination of inputs is determined from the total error specification.

#### **TOTAL ERROR**

The total error is the deviation (expressed in mV) of the actual output from the ideal output of  $V_{LOGOUT} = (0.5V)LOG (I_1/I_2)$ . Thus,

$$V_{LOGOUT(ACTUAL)} = V_{LOGOUT(IDEAL)} \pm Total Error$$
 (6)




FIGURE 14. Transfer Function with Varying I<sub>2</sub> and I<sub>1</sub>.

It represents the sum of all the individual components of error normally associated with the log amp when operated in the current input mode. The worst-case error for any given ratio of  $I_1/I_2$  is the largest of the two errors when  $I_1$  and  $I_2$  are considered separately. Temperature can affect total error.

#### **ERRORS RTO AND RTI**

As with any transfer function, errors generated by the function may be Referred-to-Output (RTO) or Referred-to-Input (RTI). In this respect, log amps have a unique property: given some error voltage at the log amp's output, that error corresponds to a constant percent of the input regardless of the actual input level.

#### LOG CONFORMITY

For the LOG112 and LOG2112, log conformity is calculated the same as linearity and is plotted  $I_1/I_2$  on a semi-log scale. In many applications, log conformity is the most important specification. This is true because bias current errors are negligible (5pA compared to input currents of 100pA and above) and the scale factor and offset errors may be trimmed to zero or removed by system calibration. This leaves log conformity as the major source of error.

Log conformity is defined as the peak deviation from the best fit straight line of the V<sub>LOGOUT</sub> versus log (I<sub>1</sub>/I<sub>2</sub>) curve. This is expressed as a percent of ideal full-scale output. Thus, the nonlinearity error expressed in volts over m decades is:

$$V_{LOGOUT (NONLIN)} = 0.5V/dec \cdot 2NmV$$
 (7)

where N is the log conformity error, in percent.

#### INDIVIDUAL ERROR COMPONENTS

The ideal transfer function with current input is:

$$V_{LOGOUT} = (0.5V)LOG\left(\frac{l_1}{l_2}\right)$$
 (8)

The actual transfer function with the major components of error is:

$$V_{LOGOUT} = (0.5V) (1 \pm \Delta K) \log \left( \frac{I_1 - I_{B1}}{I_2 - I_{B2}} \right) \pm Nm \pm V_{OSO}$$
 (9)

The individual component of error is:

 $\Delta K$  = gain error (0.10%, typ), as specified in the specification table.

$$I_{B1}$$
 = bias current of  $A_1$  (5pA, typ)

$$I_{B2}$$
 = bias current of  $A_2$  (5pA, typ)

N = log conformity error (0.01%, 0.13%, typ)

$$0.01\%$$
 for m = 5,  $0.13\%$  for m =  $7.5$ 

m = number of decades over which N is specified

For example, what is the error when:

$$I_1 = 1\mu A \text{ and } I_2 = 100nA$$
 (10)

(11)

$$V_{LOGOUT} = (0.5 \pm 0.001) log \left( \frac{10^{-6} - 5 \cdot 10^{-12}}{10^{-7} - 5 \cdot 10^{-12}} \right) \pm (2)(0.0001)5 \pm 3.0 mV$$
$$= 0.505 V$$

Since the ideal output is 0.5V, the error as a percent of the reading is:

% error = 
$$\frac{0.505\text{V}}{0.5}$$
 • 100% = 1.01% (12)

For the case of voltage inputs, the actual transfer function is:

$$V_{LOGOUT} = (0.5V)(1 \pm \Delta K)log \left( \frac{\frac{V_1}{R_1} - l_{B_1} \pm \frac{E_{OS_1}}{R_1}}{\frac{V_2}{R_2} - l_{B_2} \pm \frac{E_{OS_2}}{R_2}} \right) \pm Nm \pm V_{OSO}$$

Where  $\frac{E_{OS1}}{R_1}$  and  $\frac{E_{OS2}}{R_2}$  (offset error) are considered to be

zero for large values of resistance from external input current sources.







10-Jun-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b> (4/5)	Samples
LOG112AID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-5 to 75	LOG112A	Samples
LOG112AIDE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-5 to 75	LOG112A	Samples
LOG112AIDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-5 to 75	LOG112A	Samples
LOG2112AIDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	LOG2112A	Samples
LOG2112AIDWR	ACTIVE	SOIC	DW	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	LOG2112A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

10-Jun-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

## TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
I	LOG112AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
I	LOG2112AIDWR	SOIC	DW	16	1000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Type Package Drawing Pins SPQ Length (mm)		Width (mm)	Height (mm)		
LOG112AIDR	SOIC	D	14	2500	367.0	367.0	38.0
LOG2112AIDWR	SOIC	DW	16	1000	367.0	367.0	38.0

# D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



SMALL OUTLINE INTEGRATED CIRCUIT



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040000-2/H





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



#### NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.