

May 1995 Revised March 2001

74LCX543

Low Voltage Octal Registered Transceiver with 5V Tolerant Inputs and Outputs

General Description

The LCX543 is a non-inverting octal transceiver containing two sets of D-type registers for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent input and output control in either direction of data flow.

The LCX543 is designed for low voltage (2.5V or 3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment

The LCX543 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- 2.3V 3.6V V_{CC} specifications provided
- \blacksquare 7.0 ns t_{PD} max (V_{CC} = 3.3V), 10 μ A I_{CC} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \pm 24 mA Output Drive (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V


Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74LCX543WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74LCX543MSA	MSA24	24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74LCX543MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram




Pin Descriptions

Pin Names	Description			
OEAB	A-to-B Output Enable Input (Active LOW)			
OEBA	B-to-A Output Enable Input (Active LOW)			
CEAB	A-to-B Enable Input (Active LOW)			
CEBA	B-to-A Enable Input (Active LOW)			
LEAB	A-to-B Latch Enable Input (Active LOW)			
LEBA	B-to-A Latch Enable Input (Active LOW)			
A ₀ -A ₇	A-to-B Data Inputs or			
	B-to-A 3-STATE Outputs			
B ₀ –B ₇	B-to-A Data Inputs or			
	A-to-B 3-STATE Outputs			

© 2001 Fairchild Semiconductor Corporation

DS012463

Logic Symbols



Data I/O Control Table


	Inputs		Latel Otes	0 1 1 5 11
CEAB	LEAB	OEAB	Latch Status	Output Buffers
Н	Х	Χ	Latched	High Z
Х	Н	Χ	Latched	_
L	L	Χ	Transparent	_
Х	X	Н	_	High Z
L	X	L	_	Driving

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
- A-to-B data flow shown; B-to-A flow control is the same, except using $\overline{\text{CEBA}}, \overline{\text{LEBA}}$ and $\overline{\text{OEBA}}$

Functional Description

The LCX543 contains two sets of eight D-type latches, with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable $\overline{(\text{CEAB})}$ input must be LOW in order to enter data from A_0-A_7 or take data from B_0-B_7 , as indicated in the Data I/O Control Table. With $\overline{\text{CEAB}}$ LOW, a LOW signal on the A-to-B Latch Enable ($\overline{\text{LEAB}}$) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the $\overline{\text{LEAB}}$ signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With $\overline{\text{CEAB}}$ and $\overline{\text{OEAB}}$ both LOW, the 3-STATE B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the $\overline{\text{CEBA}}$, $\overline{\text{LEBA}}$ and $\overline{\text{OEBA}}$ inputs.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 2)							
Symbol	Parameter	Value	Conditions	Units			
V _{CC}	Supply Voltage	-0.5 to +7.0		V			
VI	DC Input Voltage	-0.5 to +7.0		V			
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V			
		-0.5 to $V_{CC} + 0.5$	Output in HIGH or LOW State (Note 3)	\ \ \			
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA			
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA			
		+50	$V_O > V_{CC}$	IIIA			
Io	DC Output Source/Sink Current	±50		mA			
I _{CC}	DC Supply Current per Supply Pin	±100		mA			
I _{GND}	DC Ground Current per Ground Pin	±100		mA			
T _{STG}	Storage Temperature	-65 to +150		°C			

Recommended Operating Conditions (Note 4)

Symbol	Parameter			Max	Units
V _{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		3-STATE	0	5.5	V
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T _A	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$, $V_{CC} = 3.0V$		0	10	ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Unused inputs or I/O's must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	er Conditions	V _{CC}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
	raidilletei	Conditions	(V)	Min	Max	Ullits
/ _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		٧
/ _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 – 3.6		8.0	v
/он	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 – 3.6	V _{CC} - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		ı
OL.	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.3 – 3.6		0.2	
		$I_{OL} = 8mA$	2.3		0.6	
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
I	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μΑ
OZ	3-STATE I/O Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6		±5.0	μА
		$V_I = V_{IH}$ or V_{IL}	2.3 – 3.6		±3.0	μΑ
OFF	Power-Off Leakage Current	$V_{1} \text{ or } V_{O} = 5.5 V$	0		10	μΑ

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC}	T _A = -40°0	C to +85°C	Units
- Cyllibol	1 drameter	Conditions	(V)	Min	Max	0
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		10	цΑ
		3.6V ≤ V _I , V _O ≤ 5.5V (Note 5)	2.3 – 3.6		±10	μΛ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μΑ

Note 5: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

			T _A	= -40°C to +	85°C, R _L = 50	00Ω		
Symbol	Parameter	V _{CC} = 3.	3V ± 0.3V	$V \pm 0.3V$ $V_{CC} = 2.7V$		2.7V $V_{CC} = 2.5V \pm 0.2V$		Limita
Syllibol	Farameter	C _L = 50 pF		C _L = 50 pF		C _L = 30 pF		Units
		Min	Max	Min	Max	Min	Max	
t _{PHL}	Propagation Delay	1.5	7.0	1.5	8.0	1.5	8.4	ns
t _{PLH}	A_n to B_n or B_n to A_n	1.5	7.0	1.5	8.0	1.5	8.4	115
t _{PHL}	Propagation Delay	1.5	8.5	1.5	9.5	1.5	10.5	ns
t _{PLH}	LEBA to A _n or LEAB to B _n	1.5	8.5	1.5	9.5	1.5	10.5	115
t _{PZL}	Output Enable Time	1.5	9.0	1.5	10.0	1.5	11.0	
t_{PZH}	OEBA or OEAB to A _n or B _n	1.5	9.0	1.5	10.0	1.5	11.0	ns
	CEBA or CEAB to A _n or B _n							
t _{PLZ}	Output Disable Time	1.5	7.0	1.5	7.5	1.5	8.4	
t_{PHZ}	OEBA or OEAB to A _n or B _n	1.5	7.0	1.5	7.5	1.5	8.4	ns
	CEBA or CEAB to A _n or B _n							
t _S	Setup Time, HIGH or LOW Data to LEXX	2.5		2.5		4.0		ns
t _H	Hold Time, HIGH or LOW Data to LEXX	1.5		1.5		2.0		ns
t _W	Pulse Width, Latch Enable, LOW	3.3		3.3		3.3		ns
toshl	Output to Output Skew		1.0					ns
toslh	(Note 6)		1.0					113

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toShL) or LOW-to-HIGH (toSLH).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	v _{cc}	T _A = 25°C	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	C _L = 50 pF, V _{IH} = 3.3V, V _{IL} = 0V C _I = 30 pF, V _{IH} = 2.5V, V _{II} = 0V	3.3	0.8	V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	C _L = 50 pF, V _{IH} = 3.3V, V _{IL} = 0V C _L = 30 pF, V _{IH} = 2.5V, V _{IL} = 0V	3.3 2.5	-0.8 -0.6	٧

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_{I} = 0V$ or V_{CC} , $f = 10$ MHz	25	pF

AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)


Test	Switch
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V at V_{CC} = 3.3 \pm 0.3V V_{CC} x 2 at V_{CC} = 2.5 \pm 0.2V
t _{PZH} ,t _{PHZ}	GND




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and t_{rec} Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic






FIGURE 2. Waveforms (Input Characteristics; f = 1 MHz, $t_R = t_F = 3 \text{ns}$)

Symbol	V _{cc}					
- Cymbol	3.3V ± 0.3V	2.7V	2.5V ± 0.2V			
V _{mi}	1.5V	1.5V	V _{CC} /2			
V_{mo}	1.5V	1.5V	V _{CC} /2			
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V			
V _y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V			



7



20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com