

74LCXR2245

Low Voltage Bidirectional Transceiver with 5V Tolerant Inputs and Outputs and 26 Ω Series Resistors on Both A and B Ports

Features

- 5V tolerant inputs and outputs
- 2.3V–3.6V V_{CC} specifications provided
- 8.0ns t_{PD} max. ($V_{CC} = 3.3V$), $10\mu A I_{CC}$ max.
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal⁽¹⁾
- ±12mA output drive (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500mA
- Equivalent 26Ω series resistor on all outputs
- ESD performance:
 - Human body model > 2000V
 - Machine model > 200V

Note:

1. To ensure the high-impedance state during power up or down, \overline{OE} should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

General Description

The LCXR2245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is designed for low voltage (2.5V and 3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment. The T/R input determines the direction of data flow through the device. The OE input disables both the A and B ports by placing them in a high impedance state. The 26Ω series resistor helps reduce output overshoot and undershoot.

The LCXR2245 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Ordering Information


| Order Number | Package Number | Package Description |
|---------------|-------------------|---|
| 74LCXR2245WM | M20B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide |
| 74LCXR2245SJ | M20D | 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| 74LCXR2245MSA | MSA20 | 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide |
| 74LCXR2245MTC | MTC20 | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.



All packages are lead free per JEDEC: J-STD-020B standard.


Connection Diagram



Pin Description

| Pin Names | Description | | |
|--------------------------------|-------------------------------|-----|--|
| ŌĒ | Output Enable Input | | |
| T/R | Transmit/Receive Input | | |
| A ₀ -A ₇ | Side A Inputs or 3-STATE Outp | uts | |
| B ₀ –B ₇ | Side B Inputs or 3-STATE Outp | uts | |

Logic Symbol



Truth Table

| Inputs | | | |
|--------|-----|---|--|
| ŌĒ | T/R | Outputs | |
| L | L | Bus B ₀ – B ₇ Data to Bus A ₀ – A ₇ | |
| L | Н | Bus $A_0 - A_7$ Data to Bus $B_0 - B_7$ | |
| Н | Х | HIGH Z State on $A_0 - A_7$, $B_0 - B_7^{(2)}$ | |

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

Z = High Impedance

Note:

2. Unused bus terminals during HIGH Z State must be held HIGH or LOW.

Logic Diagram



Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Rating | |
|------------------|--|---------------------------------|--|
| V _{CC} | Supply Voltage | -0.5V to +7.0V | |
| V _I | DC Input Voltage | -0.5V to +7.0V | |
| Vo | DC Output Voltage | | |
| | Output in 3-STATE | -0.5V to +7.0V | |
| | Output in HIGH or LOW State ⁽³⁾ | -0.5V to V _{CC} + 0.5V | |
| I _{IK} | DC Input Diode Current, V _I < GND | -50mA | |
| I _{OK} | DC Output Diode Current | | |
| | V _O < GND | –50mA | |
| | $V_O > V_{CC}$ | +50mA | |
| Io | DC Output Source/Sink Current | ±50mA | |
| I _{CC} | DC Supply Current per Supply Pin ±10 | | |
| I _{GND} | DC Ground Current per Ground Pin ±100m/ | | |
| T _{STG} | Storage Temperature | −65°C to +150°C | |

Note:

3. IO Absolute Maximum Rating must be observed.

Recommended Operating Conditions⁽⁴⁾

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | Min. | Max. | Units |
|-----------------------------------|--|------|-----------------|-------|
| V _{CC} | Supply Voltage | | | |
| | Operating | 2.0 | 3.6 | V |
| | Data Retention | 1.5 | 3.6 | |
| VI | Input Voltage | 0 | 5.5 | V |
| Vo | Output Voltage | | | |
| | HIGH or LOW State | 0 | V _{CC} | V |
| | 3-STATE | 0 | 5.5 | |
| I _{OH} / I _{OL} | Output Current | | | |
| | $V_{CC} = 3.0V - 3.6V$ | | ±12 | mA |
| | $V_{CC} = 2.7V - 3.0V$ | | ±8 | |
| | $V_{CC} = 2.3V - 2.7V$ | | ±4 | |
| T _A | Free-Air Operating Temperature | -40 | 85 | °C |
| Δt / ΔV | Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V | 0 | 10 | ns/V |

Note

4. Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

| | | | | T _A = -40°C | to +85°C | |
|-----------------|---------------------------------------|---------------------|--|------------------------|----------|-------|
| Symbol | Parameter | V _{CC} (V) | Conditions | Min | Max | Units |
| V _{IH} | HIGH Level Input Voltage | 2.3–2.7 | | 1.7 | | V |
| | | 2.7–3.6 | | 2.0 | | |
| V _{IL} | LOW Level Input Voltage | 2.3–2.7 | | | 0.7 | V |
| | | 2.7–3.6 | | | 0.8 | |
| V _{OH} | HIGH Level Output Voltage | 2.3–3.6 | $I_{OH} = -100 \mu A$ | V _{CC} – 0.2 | | V |
| | | 2.3 | $I_{OH} = -4mA$ | 1.8 | | |
| | | 2.7 | $I_{OH} = -4mA$ | 2.2 | | |
| | | 3.0 | $I_{OH} = -6mA$ | 2.4 | | |
| | | 2.7 | $I_{OH} = -8mA$ | 2.0 | | |
| | | 3.0 | $I_{OH} = -12mA$ | 2.0 | | |
| V_{OL} | LOW Level Output Voltage | 2.3–3.6 | $I_{OL} = 100 \mu A$ | | 0.2 | V |
| | | 2.3 | $I_{OL} = 4mA$ | | 0.6 | |
| | | 2.7 | $I_{OL} = 4mA$ | | 0.4 | |
| | | 3.0 | $I_{OL} = 6mA$ | | 0.55 | |
| | | 2.7 | $I_{OL} = 8mA$ | | 0.6 | |
| | | 3.0 | $I_{OL} = 12mA$ | | 0.8 | |
| I _I | Input Leakage Current | 2.3–3.6 | $0 \le V_I \le 5.5V$ | | ±5.0 | μA |
| I _{OZ} | 3-STATE I/O Leakage | 2.3–3.6 | $\begin{aligned} 0 &\leq V_O \leq 5.5V, \\ V_I &= V_{IH} \text{ or } V_{IL} \end{aligned}$ | | ±5.0 | μA |
| I_{OFF} | Power-Off Leakage Current | 0 | V_I or $V_O = 5.5V$ | | 10 | μA |
| I _{CC} | Quiescent Supply Current | 2.3–3.6 | $V_I = V_{CC}$ or GND | | 10 | μA |
| | | 2.3–3.6 | $3.6V \le V_I, V_O \le 5.5V^{(5)}$ | | ±10 | |
| ΔI_{CC} | Increase in I _{CC} per Input | 2.3-3.6 | $V_{IH} = V_{CC} - 0.6V$ | | 500 | μΑ |

Note:

5. Outputs disabled or 3-STATE only.

AC Electrical Characteristics

| | | $T_A = -40$ °C to +85°C, $R_L = 500\Omega$ | | | | | | |
|---------------------------------------|--|--|--------------------|------|---------------|---|--------------------|-------|
| | | V _{CC} = 3.3 C _L = | 3V ± 0.3V, 50pF | | 2.7V, 50pF | V _{CC} = 2.5 C _L = | 5V ± 0.2V, 30pF | |
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| t _{PHL} , t _{PLH} | Propagation Delay, A _n to B _n or B _n to A _n | 1.5 | 8.0 | 1.5 | 9.0 | 1.5 | 9.6 | ns |
| t _{PZL} , t _{PZH} | Output Enable Time | 1.5 | 9.5 | 1.5 | 10.5 | 1.5 | 11.0 | ns |
| t_{PLZ}, t_{PHZ} | Output Disable Time | 1.5 | 7.5 | 1.5 | 8.5 | 1.5 | 9.0 | ns |
| t _{OSHL} , t _{OSLH} | Output to Output Skew ⁽⁶⁾ | | 1.0 | | | | | ns |

Note:

6. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


Dynamic Switching Characteristics

| | | | | $T_A = 25^{\circ}C$ | |
|------------------|---|---------------------|---|---------------------|------|
| Symbol | Parameter | V _{CC} (V) | Conditions | Typical | Unit |
| V _{OLP} | Quiet Output Dynamic Peak V _{OL} | 3.3 | $C_L = 50pF, V_{IH} = 3.3V, V_{IL} = 0V$ | 0.5 | V |
| | | 2.5 | $C_L = 30pF, V_{IH} = 2.5V, V_{IL} = 0V$ | 0.4 | |
| V _{OLV} | Quiet Output Dynamic Valley V _{OL} | 3.3 | $C_L = 50 pF, V_{IH} = 3.3 V, V_{IL} = 0 V$ | 0.5 | V |
| | | 2.5 | $C_L = 30pF, V_{IH} = 2.5V, V_{IL} = 0V$ | 0.4 | |

Capacitance


| Symbol | Parameter | Conditions | Typical | Units |
|------------------|-------------------------------|--|---------|-------|
| C _{IN} | Input Capacitance | V_{CC} = Open, V_I = 0V or V_{CC} | 7 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} | 8 | pF |
| C _{PD} | Power Dissipation Capacitance | $V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , $f = 10MHz$ | 25 | pF |

AC Loading and Waveforms (Generic for LCX Family)




| Test | Switch |
|-------------------------------------|---|
| t _{PLH} , t _{PHL} | Open |
| t_{PZL}, t_{PLZ} | 6V at $V_{CC} = 3.3 \pm 0.3V$ $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2V$ |
| t _{PZH} , t _{PHZ} | GND |


Figure 1. AC Test Circuit (C_L includes probe and jig capacitance)




Waveform for Inverting and Non-Inverting Functions




Propagation Delay. Pulse Width and t_{rec} Waveforms




3-STATE Output High Enable and Disable Times for Logic



Setup Time, Hold Time and Recovery Time for Logic








t_{rise} and t_{fall}

| | V _{CC} | | | | |
|----------------|------------------------|------------------------|-------------------------|--|--|
| Symbol | 3.3V ± 0.3V | 2.7V | 2.5V ± 0.2V | | |
| V_{mi} | 1.5V | 1.5V | V _{CC} /2 | | |
| V_{mo} | 1.5V | 1.5V | V _{CC} /2 | | |
| V_{x} | V _{OL} + 0.3V | V _{OL} + 0.3V | V _{OL} + 0.15V | | |
| V _y | V _{OH} – 0.3V | V _{OH} – 0.3V | V _{OH} – 0.15V | | |

Figure 2. Waveforms (Input Characteristics; f = 1MHz, $t_r = t_f = 3ns$)






Figure 3. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

Physical Dimensions (Continued) 12.6±0.10 0.40 TYP -A-20 20 19 12 11 5.01 TYP 5.3±0.10 9.27 TYP 7.8 -B-2 9 10 3.9 (2.13 TYP) △ 0.2 C B A ALL LEAD TIPS 10 PIN #1 IDENT. 0.6 TYP 1.27 TYP LAND PATTERN RECOMMENDATION ALL LEAD TIPS SEE DETAIL A △ | 0.1 | C 2.1 MAX.-1.8±0.1 -C-0.15±0.05 0.15 - 0.251.27 TYP 0.35 - 0.51→ 0.12M C A 7° TYP DIMENSIONS ARE IN MILLIMETERS GAGE PLANE 0.25 NOTES: 0°-8° TYP A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. 0.60 ± 0.15 SEATING PLANE - 1.25 DETAIL A


Figure 4. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/


M20DREVC


Physical Dimensions (Continued)





LAND PATTERN RECOMMENDATIONS






DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-150, VARIATION AE, DATE 1/94.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ASME Y14.5M 1994.




MSA20REVB


Figure 5. 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

Physical Dimensions (Continued)










NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.



SEE DETAIL A

DETAIL A

MTC20REVD1

Figure 6. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACEx[™]
Build it Now[™]
CorePLUS[™]
CROSSVOLT[™]
CTL[™]

Current Transfer Logic™ EcoSPARK[®] EZSWITCH™ *

EZ™ F®

Fairchild[®]
Fairchild Semiconductor[®]
FACT Quiet Series[™]

FACT[®]
FAST[®]
FastvCore[™]
FlashWriter[®]*

FPS™ FRFET®

Global Power Resource^{sм}

Green FPS™

Green FPS™e-Series™

GTO™
i-Lo™
IntelliMAX™
ISOPLANAR™

MegaBuck™
MICROCOUPLER™

MicroFET™ MicroPak™

MillerDrive™ Motion-SPM™ OPTOLOGIC®

OPTOPLANAR®

PDP-SPM™ Power220® POWEREDGE® Power-SPM™ PowerTrench®

Programmable Active Droop™
OFFT®

QFET

QT Optoelectronics™
Quiet Series™
RapidConfigure™
SMART START™
SPM®
STEALTH™
SuperFET™
SuperSOT™3

SuperSOT™3
SuperSOT™6
SuperSOT™8

SupreMOS™ SyncFET™ SYSTEM® GENERAL

The Power Franchise®

Franchise
TinyBoost™
TinyBuck™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
μSerDes™
UHC®

Ultra FRFET™ UniFET™ VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|------------------------|--|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only. |

Rev. I33

^{*} EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.