

# DATA SHEET

## **74LVT16543A**

3.3V LVT 16-bit registered transceiver  
(3-State)

Product specification  
Supersedes data of 19  
IC23 Data Handbook

1998 Feb 19

## 3.3V 16-bit registered transceiver (3-State)

## 74LVT16543A

## FEATURES

- 16-bit universal bus interface
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power-up 3-State
- Power-up reset
- No bus current loading when output is tied to 5V bus
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

## DESCRIPTION

The 74LVT16543A is a high-performance BiCMOS product designed for  $V_{CC}$  operation at 3.3V. The device can be used as two 8-bit transceivers or one 16-bit transceiver.

The 74LVT16543A contains two sets of eight D-type latches, with separate control pins for each set. Using data flow from A to B as an example, when the A-to-B Enable ( $nEAB$ ) input and the A-to-B Latch Enable ( $nLEAB$ ) input are Low, the A-to-B path is transparent.

A subsequent Low-to-High transition of the  $nLEAB$  signal puts the A data into the latches where it is stored and the B outputs no longer change with the A inputs. With  $nEAB$  and  $nOEAB$  both Low, the 3-State B output buffers are active and display the data present at the outputs of the A latches.

Control of data flow from B to A is similar, but using the  $nEBA$ ,  $nLEBA$ , and  $nOEBA$  inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^\circ\text{C}$ ; $GND = 0\text{V}$	TYPICAL	UNIT
$t_{PLH}$ $t_{PHL}$	Propagation delay $nAx$ to $nBx$ or $nBx$ to $nAx$	$C_L = 50\text{pF}$ ; $V_{CC} = 3.3\text{V}$	2.2	ns
$C_{IN}$	Input capacitance control pins	$V_I = 0\text{V}$ or $3.0\text{V}$	3	pF
$C_{I/O}$	I/O pin capacitance	Outputs disabled; $V_{I/O} = 0\text{V}$ or $3.0\text{V}$	9	pF
$I_{CCZ}$	Total supply current	Outputs disabled; $V_{CC} = 3.6\text{V}$	70	$\mu\text{A}$

## ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	-40°C to +85°C	74LVT16543A DL	VT16543A DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74LVT16543A DGG	VT16543A DGG	SOT364-1

## LOGIC SYMBOL (IEEE/IEC)



## 3.3V 16-bit registered transceiver (3-State)


74LVT16543A

## PIN CONFIGURATION

1OEAB	1	56	1OEBA
1LEAB	2	55	1LEBA
1EAB	3	54	1EBA
GND	4	53	GND
1A0	5	52	1B0
1A1	6	51	1B1
VCC	7	50	VCC
1A2	8	49	1B2
1A3	9	48	1B3
1A4	10	47	1B4
GND	11	46	GND
1A5	12	45	1B5
1A6	13	44	1B6
1A7	14	43	1B7
2A0	15	42	2B0
2A1	16	41	2B1
2A2	17	40	2B2
GND	18	39	GND
2A3	19	38	2B3
2A4	20	37	2B4
2A5	21	36	2B5
VCC	22	35	VCC
2A6	23	34	2B6
2A7	24	33	2B7
GND	25	32	GND
2EAB	26	31	2EBA
2LEAB	27	30	2LEBA
2OEAB	28	29	2OEBA

SH00037

## LOGIC SYMBOL



SH00038


## PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24	1A0 – 1A7, 2A0 – 2A7	A Data inputs/outputs
52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33	1B0 – 1B7, 2B0 – 2B7	B Data inputs/outputs
1, 56 28, 29	1OEAB, 1OEBA, 2OEAB, 2OEBA	A to B / B to A Output Enable inputs (active-Low)
3, 54 26, 31	1EAB, 1EBA, 2EAB, 2EBA	A to B / B to A Enable inputs (active-Low)
2, 55 27, 30	1LEAB, 1LEBA, 2LEAB, 2LEBA	A to B / B to A Latch Enable inputs (active-Low)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V <sub>CC</sub>	Positive supply voltage

## 3.3V 16-bit registered transceiver (3-State)

74LVT16543A

## LOGIC DIAGRAM



## FUNCTION TABLE

INPUTS			OUTPUTS		STATUS
nOE <sub>XX</sub>	nE <sub>XX</sub>	nLE <sub>XX</sub>	nAx or nBx	nBx or nAx	
H	X	X	X	Z	Disabled
X	H	X	X	Z	Disabled
L	↑	L	h	Z	Disabled + Latch
L	↑	L	l	Z	Disabled + Latch
L	L	↑	h	H	Latch + Display
L	L	↑	l	L	Latch + Display
L	L	L	H	H	Transparent
L	L	L	L	L	Transparent
L	L	H	X	NC	Hold

H = High voltage level

h = High voltage level one set-up time prior to the Low-to-High transition of nLE<sub>XX</sub> or nE<sub>XX</sub> (XX = AB or BA)

l = Low voltage level

I = Low voltage level one set-up time prior to the Low-to-High transition of nLE<sub>XX</sub> or nE<sub>XX</sub> (XX = AB or BA)

X = Don't care

↑ = Low-to-High transition of nLE<sub>XX</sub> or nE<sub>XX</sub> (XX = AB or BA)

NC = No change

Z = High impedance or "off" state

## 3.3V 16-bit registered transceiver (3-State)

74LVT16543A

ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
$V_{CC}$	DC supply voltage		−0.5 to +4.6	V
$I_{IK}$	DC input diode current	$V_I < 0$	−50	mA
$V_I$	DC input voltage <sup>3</sup>		−0.5 to +7.0	V
$I_{OK}$	DC output diode current	$V_O < 0$	−50	mA
$V_{OUT}$	DC output voltage <sup>3</sup>	Output in Off or High state	−0.5 to +7.0	V
$I_{OUT}$	DC output current	Output in Low state	128	mA
		Output in High state	−64	
$T_{stg}$	Storage temperature range		−65 to +150	°C

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
$V_{CC}$	DC supply voltage	2.7	3.6	V
$V_I$	Input voltage	0	5.5	V
$V_{IH}$	High-level input voltage	2.0		V
$V_{IL}$	Input voltage		0.8	V
$I_{OH}$	High-level output current		−32	mA
$I_{OL}$	Low-level output current		32	mA
	Low-level output current; current duty cycle $\leq 50\%$ ; $f \geq 1\text{kHz}$		64	
$\Delta t/\Delta v$	Input transition rise or fall rate; Outputs enabled		10	ns/V
$T_{amb}$	Operating free-air temperature range	−40	+85	°C

## 3.3V 16-bit registered transceiver (3-State)

74LVT16543A

## DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP <sup>1</sup>	MAX		
$V_{IK}$	Input clamp voltage	$V_{CC} = 2.7V$ ; $I_{IK} = -18mA$		-0.85	-1.2	V	
$V_{OH}$	High-level output voltage	$V_{CC} = 2.7$ to $3.6V$ ; $I_{OH} = -100\mu A$	$V_{CC}-0.2$	$V_{CC}$		V	
		$V_{CC} = 2.7V$ ; $I_{OH} = -8mA$	2.4	2.54			
		$V_{CC} = 3.0V$ ; $I_{OH} = -32mA$	2.0	2.36			
$V_{OL}$	Low-level output voltage	$V_{CC} = 2.7V$ ; $I_{OL} = 100\mu A$		0.07	0.2	V	
		$V_{CC} = 2.7V$ ; $I_{OL} = 24mA$		0.3	0.5		
		$V_{CC} = 3.0V$ ; $I_{OL} = 16mA$		0.2	0.4		
		$V_{CC} = 3.0V$ ; $I_{OL} = 32mA$		0.3	0.5		
		$V_{CC} = 3.0V$ ; $I_{OL} = 64mA$		0.35	0.55		
$V_{RST}$	Power-up output low voltage <sup>5</sup>	$V_{CC} = 3.6V$ ; $I_O = 1mA$ ; $V_I = GND$ or $V_{CC}$		0.13	0.55	V	
$I_I$	Input leakage current	$V_{CC} = 3.6V$ ; $V_I = V_{CC}$ or GND	Control pins	0.1	$\pm 1$	$\mu A$	
		$V_{CC} = 0$ or $3.6V$ ; $V_I = 5.5V$		0.1	10		
		$V_{CC} = 3.6V$ ; $V_I = 5.5V$	I/O Data pins <sup>4</sup>	0.5	20		
		$V_{CC} = 3.6V$ ; $V_I = V_{CC}$		0.5	10		
		$V_{CC} = 3.6V$ ; $V_I = 0$		1.0	-5		
$I_{OFF}$	Output off current	$V_{CC} = 0V$ ; $V_I$ or $V_O = 0$ to $4.5V$		1.0	$\pm 100$	$\mu A$	
$I_{HOLD}$	Bus Hold current A or B outputs <sup>7</sup>	$V_{CC} = 3V$ ; $V_I = 0.8V$	75	130		$\mu A$	
		$V_{CC} = 3V$ ; $V_I = 2.0V$	-75	-140			
		$V_{CC} = 0V$ to $3.6V$ ; $V_{CC} = 3.6V$	$\pm 500$				
$I_{EX}$	Current into an output in the High state when $V_O > V_{CC}$	$V_O = 5.5V$ ; $V_{CC} = 3.0V$		45	125	$\mu A$	
$I_{PU/PD}$	Power up/down 3-State output current <sup>3</sup>	$V_{CC} \leq 1.2V$ ; $V_O = 0.5V$ to $V_{CC}$ ; $V_I = GND$ or $V_{CC}$ ; $OE/\overline{OE}$ = Don't care		35	$\pm 100$	$\mu A$	
$I_{CCH}$	Quiescent supply current	$V_{CC} = 3.6V$ ; Outputs High, $V_I = GND$ or $V_{CC}$ , $I_O = 0$		0.07	0.12	mA	
$I_{CCL}$		$V_{CC} = 3.6V$ ; Outputs Low, $V_I = GND$ or $V_{CC}$ , $I_O = 0$		4.5	6		
$I_{CCZ}$		$V_{CC} = 3.6V$ ; Outputs Disabled; $V_I = GND$ or $V_{CC}$ , $I_O = 0^6$		0.07	0.12		
$\Delta I_{CC}$	Additional supply current per input pin <sup>2</sup>	$V_{CC} = 3V$ to $3.6V$ ; One input at $V_{CC}-0.6V$ , Other inputs at $V_{CC}$ or GND		0.1	0.2	mA	

## NOTES:

1. All typical values are at  $V_{CC} = 3.3V$  and .
2. This is the increase in supply current for each input at the specified voltage level other than  $V_{CC}$  or GND
3. This parameter is valid for any  $V_{CC}$  between  $0V$  and  $1.2V$  with a transition time of up to  $10\mu sec$ . From  $V_{CC} = 1.2V$  to  $V_{CC} = 3.3V \pm 0.3V$  a transition time of  $100\mu sec$  is permitted. This parameter is valid for  $T_{amb} = 25^\circ C$  only.
4. Unused pins at  $V_{CC}$  or GND.
5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
6.  $I_{CCZ}$  is measured with outputs pulled to  $V_{CC}$  or GND.
7. This is the bus hold overdrive current required to force the input to the opposite logic state.

## 3.3V 16-bit registered transceiver (3-State)

74LVT16543A

## AC CHARACTERISTICS

GND = 0V;  $t_R = t_F = 2.5\text{ns}$ ;  $C_L = 50\text{pF}$ ;  $R_L = 500\Omega$ ;  $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

SYMBOL	PARAMETER	WAVEFORM	LIMITS				UNIT	
			$V_{CC} = 3.3\text{V} \pm 0.3\text{V}$		$V_{CC} = 2.7\text{V}$	MAX		
			MIN	TYP <sup>1</sup>	MAX			
$t_{PLH}$ $t_{PHL}$	Propagation delay $nAx$ to $nBx$ or $nBx$ to $nAx$	2	1.0 1.0	2.2 2.2	3.7 3.7	4.4 4.4	ns	
$t_{PLH}$ $t_{PHL}$	Propagation delay $nLEB\bar{A}$ to $nAx$ , $nLEAB$ to $nBx$	1 2	1.5 1.5	2.7 2.7	4.8 4.8	6.2 6.2	ns	
$t_{PZH}$ $t_{PZL}$	Output enable time $nOE\bar{A}$ to $nAx$ , $nOEAB$ to $nBx$	4 5	1.5 1.5	2.8 2.6	4.6 5.0	6.1 6.6	ns	
$t_{PHZ}$ $t_{PLZ}$	Output disable time $nOE\bar{A}$ to $nAx$ , $nOEAB$ to $nBx$	4 5	2.0 2.0	3.1 3.2	5.2 4.6	5.7 4.7	ns	
$t_{PZH}$ $t_{PZL}$	Output enable time $nEB\bar{A}$ to $nAx$ , $nEAB$ to $nBx$	4 5	1.5 1.5	2.9 2.6	4.8 5.1	6.1 6.6	ns	
$t_{PHZ}$ $t_{PLZ}$	Output disable time $nEB\bar{A}$ to $nAx$ , $nEAB$ to $nBx$	4 5	2.0 2.0	3.1 3.2	5.1 4.3	5.7 4.5	ns	

## NOTE:



1. All typical values are at  $V_{CC} = 3.3\text{V}$  and  $T_{amb} = 25^\circ\text{C}$ .

## AC SETUP REQUIREMENTS

GND = 0V;  $t_R = t_F = 2.5\text{ns}$ ;  $C_L = 50\text{pF}$ ;  $R_L = 500\Omega$ ;  $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .


SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT
			$V_{CC} = 3.3\text{V} \pm 0.3\text{V}$		$V_{CC} = 2.7\text{V}$	
			MIN	TYP	MIN	
$t_s(H)$ $t_s(L)$	Setup time $nAx$ to $nLEAB$ , $nBx$ to $nLEBA$	3	0.8 1.0	0.4 0.1	0.5 1.5	ns
$t_h(H)$ $t_h(L)$	Hold time $nAx$ to $nLEAB$ , $nBx$ to $nLEBA$	3	1.0 1.2	0.2 0.4	0.5 1.3	ns
$t_s(H)$ $t_s(L)$	Setup time $nAx$ to $nEAB$ , $nBx$ to $nEBA$	3	0.7 1.3	0.1 0.1	0.4 1.5	ns
$t_h(H)$ $t_h(L)$	Hold time $nAx$ to $nEAB$ , $nBx$ to $nEBA$	3	1.2 1.3	0.2 0.4	0.8 1.4	ns
$t_W(L)$	Latch enable pulse width, Low	3	1.8	1.0	1.8	ns

## AC WAVEFORMS


 $V_M = 1.5\text{V}$ ,  $V_{IN} = \text{GND}$  to  $3.0\text{V}$ 

## 3.3V 16-bit registered transceiver (3-State)


74LVT16543A



Waveform 3. Data Setup and Hold Times and Latch Enable Pulse Width




Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level



Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level

## TEST CIRCUIT AND WAVEFORMS



## DEFINITIONS


 $R_L$  = Load resistor; see AC CHARACTERISTICS for value. $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value. $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

## 3.3V LVT 16-bit registered transceiver (3-State)

74LVT16543A

SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



## DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	2.8 0.2	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

## Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT371-1		MO-118AB				93-11-02 95-02-04

## 3.3V LVT 16-bit registered transceiver (3-State)

74LVT16543A

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm

SOT364-1



## DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	z	θ
mm	1.2 0.05	0.15 0.85	1.05	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1.0	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.5 0.1	8° 0°

## Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT364-1		MO-153EE				-93-02-03 95-02-10

---

3.3V LVT 16-bit registered transceiver (3-State)

74LVT16543A

---

**NOTES**

## 3.3V LVT 16-bit registered transceiver (3-State)

74LVT16543A

**Data sheet status**

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

**Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors  
811 East Arques Avenue  
P.O. Box 3409  
Sunnyvale, California 94088-3409  
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998  
All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 05-96

9397-750-03558

*Let's make things better.*

Philips  
Semiconductors



**PHILIPS**

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[NXP](#):

[74LVT16543ADGG,112](#) [74LVT16543ADGG,118](#) [74LVT16543ADL,512](#) [74LVT16543ADL,518](#)