INTEGRATED CIRCUITS

DATA SHEET

74LVT543

3.3V Octal latched transceiver with dual enable (3-State)

Product specification Supersedes data of 1994 May 20 IC23 Data Handbook





3.3V Octal latched transceiver with dual enable (3-State)

74LVT543

FEATURES

- Combines 74LVT245 and 74LVT373 type functions in one device
- 8-bit octal transceiver with D-type latch
- Back-to-back registers for storage
- Separate controls for data flow in each direction
- Output capability: +64mA/–32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- No bus current loading when output is tied to 5V bus
- Power-up 3-State
- Power-up reset
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The 74LVT543 is a high-performance BiCMOS product designed for V_{CC} operation at 3.3V.

This device contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable (LEAB, LEBA) and Output Enable (OEAB, OEBA) inputs are provided for each register to permit independent control of data transfer in either direction. The outputs are guaranteed to sink 64mA.

FUNCTIONAL DESCRIPTION

The 74LVT543 contains two sets of eight D–type latches, with separate control pins for each set. Using data flow from A to B as an example, when the A-to-B Enable ($\overline{\text{EAB}}$) input and the A-to-B Latch Enable ($\overline{\text{LEAB}}$) input are Low the A-to-B path is transparent. A subsequent Low-to-High transition of the $\overline{\text{LEAB}}$ signal puts the A data into the latches where it is stored and the B outputs no longer change with the A inputs. With $\overline{\text{EAB}}$ and $\overline{\text{OEAB}}$ both Low, the 3-State B output buffers are active and display the data present at the outputs of the A latches.

Control of data flow from B to A is similar, but using the $\overline{\text{EBA}}$, $\overline{\text{LEBA}}$, and $\overline{\text{OEBA}}$ inputs.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C; GND = 0V	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	$C_L = 50pF;$ $V_{CC} = 3.3V$	2.3 3.0	ns
C _{IN}	Input capacitance	V _I = 0V or 3.0V	4	pF
C _{I/O}	I/O capacitance	Outputs disabled; V _{I/O} = 0V or 3.0V	10	pF
I _{CCZ}	Total supply current	Outputs disabled; V _{CC} = 3.6V	0.13	mA


ORDERING INFORMATION

ONDERNING INTO ONINATION				_
PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
24-Pin Plastic SOL	-40°C to +85°C	74LVT543 D	74LVT543 D	SOT137-1
24-Pin Plastic SSOP Type II	-40°C to +85°C	74LVT543 DB	74LVT543 DB	SOT340-1
24-Pin Plastic TSSOP Type I	-40°C to +85°C	74LVT543 PW	74LVT543PW DH	SOT355-1

PIN CONFIGURATION




LOGIC SYMBOL




3.3V Octal latched transceiver with dual enable (3-State)

74LVT543

LOGIC SYMBOL (IEEE/IEC)



LOGIC DIAGRAM



PIN DESCRIPTION

FINDESCRIFTION		
PIN NUMBER	SYMBOL	FUNCTION
14, 1	LEAB / LEBA	A to B / B to A Latch Enable input (active-Low)
11, 23	EAB / EBA	A to B / B to A Enable input (active-Low)
13, 2	OEAB / OEBA	A to B / B to A Output Enable input (active-Low)
3, 4, 5, 6, 7, 8, 9, 10	A0 – A7	Port A, 3-State outputs
22, 21, 20, 19, 18, 17, 16, 15	B0 – B7	Port B, 3-State outputs
12	GND	Ground (0V)
24	V _{CC}	Positive supply voltage

FUNCTION TABLE

INPUTS			OUTPUTS	STATUS	
OEXX	EXX	LEXX	An or Bn	Bn or An	STATUS
Н	Х	Х	Х	Z	Disabled
Х	Н	Х	Х	Z	Disabled
L L	<u>†</u>	L L	h I	Z Z	Disabled + Latch
L L	L L	↑	h I	H L	Latch + Display
L L	L L	L L	H L	H L	Transparent
L	L	Н	Х	NC	Hold

H = High voltage level
h = High voltage level one set-up time prior to the Low-to-High transition of LEXX or EXX (XX = AB or BA)

Low voltage level

Low voltage level one set-up time prior to the Low-to-High transition of \overline{LEXX} or \overline{EXX} (XX = AB or BA)

X = Don't care

↑ = Low-to-Hid

= Low-to-High transition of \overline{LEXX} or \overline{EXX} (XX = AB or BA)

NC= No change

Z = High impedance or "off" state

3.3V Octal latched transceiver with dual enable (3-State)

74LVT543

ABSOLUTE MAXIMUM RATINGS1, 2

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
I _{IK}	DC input diode current	V _I < 0	-50	mA
VI	DC input voltage ³		-0.5 to +7.0	V
lok	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	Output in Off or High state	-0.5 to +7.0	V
	DC output ourrent	Output in Low state	128	A
Гоит	DC output current	Output in High state	-64	mA
T _{stg}	Storage temperature range		-65 to 150	°C

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	UNIT	
	PARAMETER	MIN	MAX	UNIT
V _{CC}	DC supply voltage	2.7	3.6	V
VI	Input voltage	0	5.5	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Low-level input voltage		0.8	V
I _{OH}	High-level output current		-32	mA
la.	Low-level output current		32	mA
IOL	lou-level output current; current duty cycle ≤ 50%; f ≥ 1kHz		64	IIIA
Δt/Δν	Input transition rise or fall rate; outputs enabled		10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

3.3V Octal latched transceiver with dual enable (3-State)

74LVT543

DC ELECTRICAL CHARACTERISTICS

				UNIT			
SYMBOL	PARAMETER	TEST CONDITIONS			Temp = -40°C to +85°C		
				MIN	TYP ¹	MAX	1
V _{IK}	Input clamp voltage	V _{CC} = 2.7V; I _{IK} = -18mA			-0.9	-1.2	V
		$V_{CC} = 2.7 \text{ to } 3.6 \text{V}; I_{OH} = -100 \mu\text{A}$		V _{CC} -0.2	V _{CC} -0.1		
V_{OH}	High-level output voltage	V _{CC} = 2.7V; I _{OH} = -8mA		2.4	2.5		V
		V _{CC} = 3.0V; I _{OH} = -32mA		2.0	2.2		1
		V _{CC} = 2.7V; I _{OL} = 100μA			0.1	0.2	\vdash
	V _{OL} Low-level output voltage	V _{CC} = 2.7V; I _{OL} = 24mA			0.3	0.5	1
V_{OL}		V _{CC} = 3.0V; I _{OL} = 16mA			0.25	0.4	V
		V _{CC} = 3.0V; I _{OL} = 32mA			0.3	0.5	1
		$V_{CC} = 3.0V; I_{OL} = 64mA$			0.4	0.55	1
V _{RST}	Power-up output low voltage ⁵	$V_{CC} = 3.6V$; $I_{O} = 1$ mA; $V_{I} = GND$ or V_{CC}			0.13	0.55	V
		$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND			±0.1	±1	μА
		V _{CC} = 0 or 3.6V; V _I = 5.5V	Control pins		1	10	
I_{\parallel}	Input leakage current	V _{CC} = 3.6V; V _I = 5.5V			1	20	
		V _{CC} = 3.6V; V _I = V _{CC}	I/O Data pins ⁴		0.1	1	
		V _{CC} = 3.6V; V _I = 0			-1	-5	
l _{OFF}	Output off current	$V_{CC} = 0V; V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5V$			1	±100	μΑ
		$V_{CC} = 3V; V_{I} = 0.8V$		75	150		\vdash
I _{HOLD}	Bus Hold current A inputs ⁶	$V_{CC} = 3V; V_I = 2.0V$		-75	-150		μΑ
		V _{CC} = 0V to 3.6V; V _{CC} = 3.6V]
I _{EX}	Current into an output in the High state when $V_O > V_{CC}$	V _O = 5.5V; V _{CC} = 3.0V			60	125	μА
I _{PU/PD}	Power up/down 3-State output current ³	$V_{CC} \le 1.2V$; $V_O = 0.5V$ to V_{CC} ; $V_I = GND$ or V_{CC} ; $OE/OE = Don't$ care			15	±100	μА
I _{CCH}		$V_{CC} = 3.6V$; Outputs High, $V_I = GND$ or V_{CC} , $I_{O} = 0$			0.13	0.19	
I _{CCL}	Quiescent supply current	$V_{CC} = 3.6V$; Outputs Low, $V_{I} = GND$ or V_{CC} , $I_{O} = 0$			3	12	mA
I _{CCZ}		V _{CC} = 3.6V; Outputs Disabled; V _I = GND	or V _{CC} , I _O = 0		0.13	0.19	1
Δl _{CC}	Additional supply current per input pin ²	V_{CC} = 3V to 3.6V; One input at V_{CC} -0.6V Other inputs at V_{CC} or GND	,		0.1	0.2	mA

- NOTES:

 1. All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

 2. This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND

 3. This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From V_{CC} = 1.2V to V_{CC} = 3.3V ± 0.3V a transition time of 100μsec is permitted. This parameter is valid for T_{amb} = 25°C only.

5

- 4. Unused pins at V_{CC} or GND.
 5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
- 6. This is the bus hold overdrive current required to force the input to the opposite logic state.

3.3V Octal latched transceiver with dual enable (3-State)

74LVT543

AC CHARACTERISTICS

GND = 0V, t_R = t_F = 2.5ns, C_L = 50pF, R_L = 500 Ω ; T_{amb} = -40°C to +85°C.

			LIMITS					
SYMBOL	PARAMETER	WAVEFORM	$V_{CC} = 3.3V \pm 0.3V$			V _{CC} = 2.7V	UNIT	
			MIN	TYP ¹	MAX	MAX		
t _{PLH} t _{PHL}	Propagation delay An to Bn, Bn to An	2	1.0 1.0	2.3 3.0	4.7 4.6	5.5 5.8	ns	
t _{PLH} t _{PHL}	Propagation delay LEBA to An, LEAB to Bn	1 2	1.0 1.0	3.6 4.2	5.9 5.7	7.3 7.3	ns	
t _{PZH} t _{PZL}	Output enable time OEBA to An, OEAB to Bn	4 5	1.0 1.1	3.8 3.8	5.8 6.4	7.6 8.2	ns	
t _{PHZ}	Output disable time OEBA to An, OEAB to Bn	4 5	2.4 2.0	3.7 3.5	6.5 5.8	7.1 5.9	ns	
t _{PZH}	Output enable time EBA to An, EAB to Bn	4 5	1.0 1.4	4.0 4.1	6.0 6.7	7.6 8.3	ns	
t _{PHZ}	Output disable time EBA to An, EAB to Bn	4 5	2.3 2.0	3.7 3.5	6.4 5.4	7.1 5.6	ns	

NOTE:


AC SETUP REQUIREMENTS

 $\overline{\text{GND}} = 0\text{V}, \, t_{\text{R}} = t_{\text{F}} = 2.5 \text{ns}, \, C_{\text{L}} = 50 \text{pF}, \, R_{\text{L}} = 500 \Omega; \, T_{\text{amb}} = -40 ^{\circ} C$ to +85°C.


SYMBOL	PARAMETER	WAVEFORM	V _{CC} = 3.	3V ±0.3V	V _{CC} = 2.7V	UNIT
			MIN	MAX	MIN	
$t_s(H)$ $t_s(L)$	Setup time An to LEAB, Bn to LEBA	3	0 0.8		0 1.1	ns
t _h (H) t _h (L)	Hold time An to TEAB, Bn to TEBA	3	1.7 1.7		1.7 1.7	ns
$t_{s}(H)$ $t_{s}(L)$	Setup time An to EAB, Bn to EBA	3	0 0.9		0 1.2	ns
t _h (H) t _h (L)	Hold time An to EAB, Bn to EBA	3	1.8 1.8		1.8 1.8	ns
t _w (L)	Latch enable pulse width, Low	3	3.3		3.3	ns

AC WAVEFORMS

 $V_M = 1.5V$, $V_{IN} = GND$ to 2.7V



Waveform 1. Propagation Delay For Inverting Output




Waveform 2. Propagation Delay For Non-Inverting Output


^{1.} All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

3.3V Octal latched transceiver with dual enable (3-State)


74LVT543



Waveform 3. Data Setup and Hold Times And Latch Enable
Pulse Width




Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level



Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level

TEST CIRCUIT AND WAVEFORM



SWITCH POSITION

SWITCH	1 03111014
TEST	SWITCH
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	6V
t _{PHZ} /t _{PZH}	GND

DEFINITIONS

 R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_{T} = \quad \text{Termination resistance should be equal to Z_{OUT} of pulse generators.}$

90% NEGATIVE PULSE VM 10% t_THL (tF)	90% AMP (V)
POSITIVE PULSE VM	90% VM AMP (V)

 $V_M = 1.5V$ Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS						
PAWIL	Amplitude	Rep. Rate	t _W	t _R	t _F		
74LVT	2.7V	≤10MHz	500ns	≤2.5ns	≤2.5ns		


SV00092

3.3V Octal latched transceiver with dual enable (3-State)

74LVT543

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	А3	bр	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTL	OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERS	ION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT1	37-1	075E05	MS-013AD				-95-01-24 97-05-22

3.3V Octal latched transceiver with dual enable (3-State)

74LVT543

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	рb	O	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Œ	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	8.4 8.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.8 0.4	8° 0°

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT340-1		MO-150AG			93-09-08 95-02-04


3.3V Octal latched transceiver with dual enable (3-State)


74LVT543


TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1









DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	bр	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT355-1		MO-153AD			-93-06-16- 95-02-04

3.3V Octal latched transceiver with dual enable (3-State)

74LVT543

NOTES

3.3V Octal latched transceiver with dual enable (3-State)

74LVT543

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-03537

Let's make things better.

Philips Semiconductors





Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

74LVT543D,112 74LVT543DB,112 74LVT543DB,118 74LVT543D,118 74LVT543PW,112 74LVT543PW,118