

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



74LVX161284 Low Voltage IEEE 161284 Translating Transceiver

General Description

The LVX161284 contains eight bidirectional data buffers and eleven control/status buffers to implement a full IEEE 1284 compliant interface. The device supports the IEEE 1284 standard and is intended to be used in an Extended Capabilities Port mode (ECP). The pinout allows for easy connection from the Peripheral (A-side) to the Host (cable side).

Outputs on the cable side can be configured to be either open drain or high drive (\pm 14 mA) and are connected to a separate power supply pin (V $_{\rm CC}$ -cable) to allow these outputs to be driven by a higher supply voltage than the Aside. The pull-up and pull-down series termination resistance of these outputs on the cable side is optimized to drive an external cable. In addition, all inputs (except HLH) and outputs on the cable side contain internal pull-up resistors connected to the V $_{\rm CC}$ -cable supply to provide proper termination and pull-ups for open drain mode.

Outputs on the Peripheral side are standard low-drive CMOS outputs designed to interface with 3V logic. The DIR input controls data flow on the A_1-A_8/B_1-B_8 transceiver pins.

Features


- Supports IEEE 1284 Level 1 and Level 2 signaling standards for bidirectional parallel communications between personal computers and printing peripherals
- Translation capability allows outputs on the cable side to interface with 5V signals
- All inputs have hysteresis to provide noise margin
- B and Y output resistance optimized to drive external cable
- B and Y outputs in high impedance mode during power
- Inputs and outputs on cable side have internal pull-up resistors
- Flow-through pin configuration allows easy interface between the "Peripheral and Host"
- Replaces the function of two (2) 74ACT1284 devices

Ordering Code

Order Number	Package Number	Package Description
74LVX161284MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVX161284MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


Connection Diagram



Pin Descriptions

Pin Names	Description		
HD	High Drive Enable Input (Active HIGH)		
DIR	Direction Control Input		
A ₁ -A ₈	Inputs or Outputs		
B ₁ –B ₈	Inputs or Outputs		
A ₉ -A ₁₃	Inputs		
Y ₉ –Y ₁₃	Outputs		
A ₁₄ -A ₁₇	Outputs		
C ₁₄ -C ₁₇	Inputs		
PLH _{IN}	Peripheral Logic HIGH Input		
PLH	Peripheral Logic HIGH Output		
HLH _{IN}	Host Logic HIGH Input		
HLH	Host Logic HIGH Output		

Logic Symbol




Truth Table

Inputs		Outputs		
DIR	HD			
L	L	B ₁ –B ₈ Data to A ₁ –A ₈ , and		
		A ₉ -A ₁₃ Data to Y ₉ -Y ₁₃ (Note 1)		
		C ₁₄ -C ₁₇ Data to A ₁₄ -A ₁₇		
		PLH Open Drain Mode		
L	Н	B ₁ -B ₈ Data to A ₁ -A ₈ , and		
		A ₉ -A ₁₃ Data to Y ₉ -Y ₁₃		
		C ₁₄ -C ₁₇ Data to A ₁₄ -A ₁₇		
Н	L	A ₁ -A ₈ Data to B ₁ -B ₈ (Note 2)		
		A ₉ -A ₁₃ Data to Y ₉ -Y ₁₃ (Note 1)		
		C ₁₄ -C ₁₇ Data to A ₁₄ -A ₁₇		
		PLH Open Drain Mode		
Н	Н	A ₁ -A ₈ Data to B ₁ -B ₈		
		A ₉ –A ₁₃ Data to Y ₉ –Y ₁₃		
		C ₁₄ –C ₁₇ Data to A ₁₄ –A ₁₇		

Note 1: Y₉–Y₁₃ Open Drain Outputs **Note 2:** B₁–B₈ Open Drain Outputs

Logic Diagram



Absolute Maximum Ratings(Note 3)

Recommended Operating Conditions

Supply Voltage

-0.5V to +4.6V V_{CC}

-0.5V to +7.0VV_{CC—Cable} V_{CC_Cable} Must Be $\ge V_{CC}$

Input Voltage (V_I)—(Note 4)

 A_1 - A_{13} , PLH_{IN} , DIR, HD-0.5V to $V_{CC} + 0.5V$ B₁-B₈, C₁₄-C₁₇, HLH_{IN} -0.5V to +5.5V (DC)

B₁-B₈, C₁₄-C₁₇, HLH_{IN} -2.0V to +7.0V* *40 ns Transient

Output Voltage (V_O)

-0.5V to V_{CC} +0.5V A_1 - A_8 , A_{14} - A_{17} , HLH B₁-B₈, Y₉-Y₁₃, PLH -0.5V to +5.5V (DC) B_1-B_8 , Y_9-Y_{13} , PLH -2.0V to +7.0V*

*40 ns Transient

DC Output Current (I_O)

 A_1 – A_8 , HLH ±25 mA $B_1 - B_8, Y_9 - Y_{13}$ $\pm 50 \; mA$ PLH (Output LOW) 84 mA PLH (Output HIGH) -50 mA

Input Diode Current (I $_{\rm IK}$)—(Note 4) DIR, HD, A $_9$ -A $_{13}$, PLH, HLH, C $_{14}$ -C $_{17}$ -20 mA

Output Diode Current (I_{OK})

 A_1 - A_8 , A_{14} - A_{17} , HLH ±50 mA

B₁-B₈, Y₉-Y₁₃, PLH -50 mA

DC Continuous V_{CC} or Ground

Storage Temperature

ESD (HBM) Last Passing Voltage

Supply Voltage

3.0V to 3.6V V_{CC} 3.0V to 5.5V V_{CC—Cable} 0V to V_{CC} DC Input Voltage (V_I)

Open Drain Voltage (V_O) 0V to 5.5V Operating Temperature (T_A) -40°C to +85°C

Note 3: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Fairchild does not recom-±200 mA mend operation outside the databook specifications.

-65°C to +150°C Note 4: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

	Parameter		v _{cc}	V _{CC—Cable} (V)	$T_A = 0^{\circ}C$	T _A = -40°C	Units	
Symbol			(V)		to +70°C	to +85°C		Conditions
			` '	` ,	Guaranteed Limits			
V _{IK}	Input Clamp		3.0	3.0	-1.2	-1.2	V	I _i = -18 mA
	Diode Voltage							
V _{IH}	Minimum	A _n , B _n , PLH _{IN} , DIR, HD	3.0-3.6	3.0-5.5	2.0	2.0		
	HIGH Level	C _n	3.0-3.6	3.0-5.5	2.3	2.3	V	
	Input Voltage	HLH _{IN}	3.0-3.6	3.0-5.5	2.6	2.6		
V _{IL}	Maximum	A _n , B _n , PLH _{IN} , DIR, HD	3.0-3.6	3.0-5.5	0.8	0.8		
	LOW Level	C _n	3.0-3.6	3.0-5.5	0.8	0.8	V	
	Input Voltage	HLH _{IN}	3.0-3.6	3.0-5.5	1.6	1.6		
ΔV_{T}	Minimum Input	A _n , B _n , PLH _{IN} , DIR, HD	3.3	5.0	0.4	0.4		$V_T^+ - V_T^-$
	Hysteresis	C _n	3.3	5.0	0.8	0.8	V	$V_T^+ - V_T^-$
		HLH _{IN}	3.3	5.0	0.2	0.2		$V_T^+ - V_T^-$
V _{OH}	Minimum HIGH	A _n , HLH	3.0	3.0	2.8	2.8		I _{OH} = -50 μA
	Level Output		3.0	3.0	2.4	2.4		$I_{OH} = -4 \text{ mA}$
	Voltage	B _n , Y _n	3.0	3.0	2.0	2.0	V	I _{OH} = -14 mA
		B _n , Y _n	3.0	4.5	2.23	2.23	Ī	I _{OH} = -14 mA
		PLH	3.15	3.15	3.1	3.1	ĺ	I _{OH} = -500 μA

2000V

DC Electrical Characteristics (Continued)

					$T_A = 0^{\circ}C$	T _A = −40°C		
Symbol	Pa	rameter	V _{CC}	V _{CC—Cable}	to +70°C	to +85°C	Units	Conditions
,			(V)	(V)	Guaranteed Limits			
V _{OL}	Maximum LOW	A _n , HLH	3.0	3.0	0.2	0.2		I _{OL} = 50 μA
	Level Output		3.0	3.0	0.4	0.4		$I_{OL} = 4 \text{ mA}$
	Voltage	B _n , Y _n	3.0	3.0	0.8	0.8	v	I _{OL} = 14 mA
		B _n , Y _n	3.0	4.5	0.77	0.77	٧	$I_{OL} = 14 \text{ mA}$
		PLH	3.0	3.0	0.85	0.95		$I_{OL} = 84 \text{ mA}$
		PLH	3.0	4.5	0.8	0.9		$I_{OL} = 84 \text{ mA}$
R _D	Maximum Output	B ₁ -B ₈ , Y ₉ -Y ₁₃	3.3	3.3	60	60		(Note 5)(Note 7)
	Impedance		3.3	5.0	55	55	Ω	(Note 5)(Note 7)
	Minimum Output	B ₁ -B ₈ , Y ₉ -Y ₁₃	3.3	3.3	30	30	2.2	(Note 5)(Note 7)
	Impedance		3.3	5.0	35	35		(Note 5)(Note 7)
R _P	Maximum Pull-Up	B ₁ -B ₈ , Y ₉ -Y _{13,}	3.3	3.3	1650	1650	Ω	
	Resistance	C ₁₄ -C ₁₇	3.3	5.0	1650	1650	12	
	Minimum Pull-Up	B ₁ -B ₈ , Y ₉ -Y ₁₃	3.3	3.3	1150	1150	Ω	
	Resistance	C ₁₄ -C ₁₇	3.3	5.0	1150	1150	12	
I _{IH}	Maximum Input	A ₉ -A ₁₃ , PLH _{IN} ,	3.6	3.6	1.0	1.0		$V_I = 3.6V$
	Current in	HD, DIR, HLH _{IN}					μА	
	HIGH State	C ₁₄ -C ₁₇	3.6	3.6	50.0	50.0	μА	$V_I = 3.6V$
		C ₁₄ -C ₁₇	3.6	5.5	100	100		$V_I = 5.5V$
I _{IL}	Maximum Input	A ₉ -A ₁₃ , PLH _{IN} ,	3.6	3.6	-1.0	-1.0	μΑ	$V_I = 0.0V$
	Current in	HD, DIR, HLH _{IN}						
	LOW State	C ₁₄ -C ₁₇	3.6	3.6	-3.5	-3.5	mA	$V_I = 0.0V$
		C ₁₄ -C ₁₇	3.6	5.5	-5.0	-5.0	mA	$V_I = 0.0V$
I _{OZH}	Maximum Output	A ₁ -A ₈	3.6	3.6	20	20	μА	V _O = 3.6V
	Disable Current	B ₁ -B ₈	3.6	3.6	50	50	μА	$V_O = 3.6V$
	(HIGH)	B ₁ -B ₈	3.6	5.5	100	100	μΑ	V _O = 5.5V
I _{OZL}	Maximum	A ₁ -A ₈	3.6	3.6	-20	-20	μА	V _O = 0.0V
	Output Disable	B ₁ -B ₈	3.6	3.6	-3.5	-3.5	mA	
	Current (LOW)	B ₁ -B ₈	3.6	5.5	-5.0	-5.0	mA	
I _{OFF}	Power Down	B ₁ -B ₈ , Y ₉ -Y ₁₃ ,	0.0	0.0	100	100	μА	V _O = 5.5V
	Output Leakage	PLH	0.0	0.0	100	100	μΛ	v ₀ = 5.5 v
I _{OFF}	Power Down	C ₁₄ -C ₁₇ , HLH _{IN}	0.0	0.0	100	100	цΑ	V _I = 5.5V
	Input Leakage	0 ₁₄ -0 ₁₇ , I ILI IIN	0.0	0.0	100	100	μΛ	V = 3.5 V
I _{OFF—ICC}	Power Down		0.0	0.0	250	250	цΑ	(Note 6)
	Leakage to V _{CC}		0.0	0.0	230	230	μΛ	(140.6 0)
I _{OFF—ICC2}	Power Down Leakage		0.0	0.0	250	250	μА	(Note 6)
	to V _{CC—Cable}		0.0	0.0	230	230	μΛ	(140/6 0)
I _{CC}	Maximum Supply		3.6	3.6	45	45	mA	$V_I = V_{CC}$ or GND
	Current		3.6	5.5	70	70	mA	$V_I = V_{CC}$ or GND

Note 5: Output impedance is measured with the output active LOW and active HIGH (HD = HIGH).

Note 6: Power-down leakage to V_{CC} or V_{CC_Cable} is tested by simultaneously forcing all pins on the cable-side (B₁–B₈, Y₉–Y₁₃, PLH, C₁₄–C₁₇ and HLH_{IN}) to 5.5V and measuring the resulting I_{CC} or I_{CC_Cable}.

Note 7: This parameter is guaranteed but not tested, characterized only.

AC Electrical Characteristics

		T _A = 0°C	to +70°C	T _A = -40°		Figure Number	
Symbol	Parameter	V _{CC} = 3	.0V-3.6V	V _{CC} = 3			
		V _{CC—Cable}	= 3.0V-5.5V	V _{CC—Cable}	Units		
		Min Max Min Max					
t _{PHL}	A ₁ -A ₈ to B ₁ -B ₈	2.0	40.0	2.0	44.0	ns	Figure 1
t _{PLH}	A ₁ -A ₈ to B ₁ -B ₈	2.0	40.0	2.0	44.0	ns	Figure 2
t _{PHL}	B ₁ -B ₈ to A ₁ -A ₈	2.0	40.0	2.0	44.0	ns	Figure 3
t _{PLH}	B ₁ -B ₈ to A ₁ -A ₈	2.0	40.0	2.0	44.0	ns	Figure 3
t _{PHL}	A ₉ -A ₁₃ to Y ₉ -Y ₁₃	2.0	40.0	2.0	44.0	ns	Figure 1
t _{PLH}	A ₉ -A ₁₃ to Y ₉ -Y ₁₃	2.0	40.0	2.0	44.0	ns	Figure 2
t _{PHL}	C ₁₄ -C ₁₇ to A ₁₄ -A ₁₇	2.0	40.0	2.0	44.0	ns	Figure 3
t _{PLH}	C ₁₄ -C ₁₇ to A ₁₄ -A ₁₇	2.0	40.0	2.0	44.0	ns	Figure 3
t _{SKEW}	LH-LH or HL-HL		10.0		12.0	ns	(Note 9)
t _{PHL}	PLH _{IN} to PLH	2.0	40.0	2.0	44.0	ns	Figure 1
t _{PLH}	PLH _{IN} to PLH	2.0	40.0	2.0	44.0	ns	Figure 2
t _{PHL}	HLH _{IN} to HLH	2.0	40.0	2.0	44.0	ns	Figure 3
t _{PLH}	HLH _{IN} to HLH	2.0	40.0	2.0	44.0	ns	Figure 3
t _{PHZ}	Output Disable Time	2.0	15.0	2.0	18.0		Figure 7
t _{PLZ}	DIR to A ₁ -A ₈	2.0	15.0	2.0	18.0	ns	
t _{PZH}	Output Enable Time	2.0	50.0	2.0	50.0		Figure 8
t _{PZL}	DIR to A ₁ -A ₈	2.0	50.0	2.0	50.0	ns	
t _{PHZ}	Output Disable Time	2.0	50.0	2.0	50.0		Figure 9
t _{PLZ}	DIR to B ₁ -B ₈	2.0	50.0	2.0	50.0	ns	
t _{pEN}	Output Enable Time	2.0	25.0	2.0	28.0		
	HD to B ₁ -B ₈ , Y ₉ -Y ₁₃	2.0	25.0	2.0	28.0	ns	Figure 2
t _{DDIS}	Output Disable Time	2.0	25.0	2.0	28.0		F: 0
	HD to B ₁ -B ₈ , Y ₉ -Y ₁₃	2.0	25.0	2.0	28.0	ns	Figure 2
t _{pEN} -t _{pDIS}	Output Enable-		10.0		12.0	ns	
, , , , , , , , , , , , , , , , , , ,	Output Disable						
t _{SLEW}	Output Slew Rate				1		1
t _{PLH}	B ₁ -B ₈ , Y ₉ -Y ₁₃	0.05	0.40	0.05	0.40	V/ns	Figure 5
t _{PHL}		0.05	0.40	0.05	0.40		Figure 4
t _r , t _f	t _{RISE} and t _{FALL}		120		120		Figure 6
•	B ₁ -B ₈ (Note 8),		120		120	ns	(Note 10)
	Y ₉ -Y ₁₃ (Note 8)						

Note 8: Open Drain

 $\textbf{Note 9: } t_{\text{SKEW}} \text{ is measured for common edge output transitions and compares the measured propagation delay for a given path type: } t_{\text{SKEW}} \text{ is measured for common edge output transitions and compares the measured propagation delay for a given path type: } t_{\text{SKEW}} \text{ is measured for common edge output transitions and compares the measured propagation delay for a given path type: } t_{\text{SKEW}} \text{ is measured for common edge output transitions and compares the measured propagation delay for a given path type: } t_{\text{SKEW}} \text{ is measured for common edge output transitions and compares the measured propagation delay for a given path type: } t_{\text{SKEW}} \text{ is measured for common edge output transitions and compares the measured propagation delay for a given path type: } t_{\text{SKEW}} \text{ is measured for common edge output transitions and compares the measured propagation delay for a given path type: } t_{\text{SKEW}} \text{ is measured for common edge output transitions and compares the measured propagation delay for a given path type: } t_{\text{SKEW}} \text{ is measured for common edge output transitions and compares the measured propagation delay for a given path type: } t_{\text{SKEW}} \text{ is measured for common edge output transitions and compares the measured propagation delay for a given path type is the first path type is the first$

- (i) A_1 - A_8 to B_1 - B_8 , A_9 - A_{13} to Y_9 - Y_{13}
- (ii) B_1-B_8 to A_1-A_8
- (iii) C₁₄-C₁₇ to A₁₄-A₁₇


Note 10: This parameter is guaranteed but not tested, characterized only.


Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	3	pF	$V_{CC} = 0.0V \text{ (HD, DIR, A}_9-A_{13}, C_{14}-C_{17}, PLH_{IN} \text{ and HLH}_{IN})$
C _{I/O} (Note 11)	I/O Pin Capacitance	5	pF	V _{CC} = 3.3V

Note 11: $C_{I/O}$ is measured at frequency = 1 MHz, per MIL-STD-883B, Method 3012

AC Loading and Waveforms Pulse Generator for all pulses: Rate \le 1.0 MHz; Z $_O \le 50\Omega;$ t $_f \le$ 2.5 ns, t $_r \le$ 2.5 ns.








FIGURE 1. Port A to B and A to Y Propagation Delay Waveforms




FIGURE 2. Port A to B and A to Y Output Waveforms





FIGURE 3. Port B to A, C to A and HLHin to HLH Propagation Delay Waveforms

AC Loading and Waveforms (Continued)






FIGURE 4. Port A to B and A to Y HL Slew Test Load and Waveforms





FIGURE 5. Port A to B and A to Y LH Slew Test Load and Waveforms

AC Loading and Waveforms (Continued)



- $t_{\text{r}} = \text{Output Rise Time, Open Drain}$
- t_{f} = Output Fall Time, Open Drain

FIGURE 6. Ports A to B and A to Y Rise and Fall Test Load and Waveforms for Open Drain Outputs








FIGURE 7. $t_{\mbox{\scriptsize PHZ}}$ and $t_{\mbox{\scriptsize PLZ}}$ Test Load and Waveforms, DIR to $\mbox{A}_1\mbox{\scriptsize -A}_8$





Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -12.50±0.10 0.40 TYP -B-0±0.10 99 3.20 8.10 4.05 O.2 C B A ALL LEAD TIPS PIN #1 IDENT 0.50 LAND PATTERN RECOMMENDATION □ 0.1 C SEE DETAIL A 0.90+0.15 0.09-0.20-0.10±0.05 0.50 0.17-0.27 **♦** 0.13**®** A B\$ C\$ 12.00' TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS R0.16 GAGE PLANE 0.25 NOTES: A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ED, DATE 4/97. B. DIMENSIONS ARE IN MILLIMETERS. SEATING PLANE 0.60±0.10 - 1.DD C, DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. DETAIL A MTD48REVC

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com