



Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



June 1993
Revised April 2005

74LVX573

Low Voltage Octal Latch with 3-STATE Outputs

General Description

The LVX573 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (\overline{OE}) inputs. The LVX573 is functionally identical to the LVX373 but with inputs and outputs on opposite sides of the package. The inputs tolerate up to 7V allowing interface of 5V systems to 3V systems.

Features



- Input voltage translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance

Ordering Code:


Order Number	Package Number	Package Description
74LVX573M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVX573SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX573MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.
Pb-Free package per JEDEC J-STD-020B.

Logic Symbols



Connection Diagram



Pin Descriptions

Pin Names	Description
D_0 – D_7	Data Inputs
LE	Latch Enable Input
\overline{OE}	3-STATE Output Enable Input
Q_0 – Q_7	3-STATE Latch Outputs

74LVX573 Low Voltage Octal Latch with 3-STATE Outputs

74LVX573

Functional Description

The LVX573 contains eight D-type latches. When the enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are enabled. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Table

Inputs			Outputs
\overline{OE}	LE	D	O_n
L	H	H	H
L	H	L	L
L	L	X	O_0
H	X	X	Z

H = HIGH Voltage


L = LOW Voltage

Z = High Impedance

X = Immaterial

O_0 = Previous O_0 before HIGH-to-LOW transition of Latch Enable

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

74LVX573

AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	T _A = +25°C			T _A = -40°C to +85°C		Units	Conditions
			Min	Typ	Max	Min	Max		
t _{PLH}	Propagation Delay Time	2.7		7.6	14.5	1.0	17.5	ns	C _L = 15 pF
t _{PHL}	D _n to O _n	3.3 ± 0.3		10.1	18.0	1.0	21.0		C _L = 50 pF
				5.9	9.3	1.0	11.0		C _L = 15 pF
				8.4	12.8	1.0	14.5		C _L = 50 pF
t _{PLH}	Propagation Delay Time	2.7		8.2	15.6	1.0	18.5	ns	C _L = 15 pF
t _{PHL}	LE to O _n	3.3 ± 0.3		10.7	19.1	1.0	22.0		C _L = 50 pF
				6.4	10.1	1.0	12.0		C _L = 15 pF
				8.9	13.6	1.0	15.5		C _L = 50 pF
t _{PZL}	3-STATE Output Enable Time	2.7		7.8	15.0	1.0	18.5	ns	C _L = 15 pF, R _L = 1 kΩ
t _{PZH}		3.3 ± 0.3		10.3	18.5	1.0	22.0		C _L = 50 pF, R _L = 1 kΩ
				6.1	9.7	1.0	12.0		C _L = 15 pF, R _L = 1 kΩ
				8.6	13.2	1.0	15.5		C _L = 50 pF, R _L = 1 kΩ
t _{PLZ}	3-STATE Output Disable Time	2.7		12.1	19.1	1.0	22.0	ns	C _L = 50 pF, R _L = 1 kΩ
t _{PHZ}		3.3 ± 0.3		10.1	13.6	1.0	15.5		C _L = 50 pF, R _L = 1 kΩ
t _W	LE Pulse Width	2.7	6.5			7.5		ns	
		3.3 ± 0.3	5.0			5.0			
t _S	Setup Time	2.7	5.0			5.0		ns	
	D _n to LE	3.3 ± 0.3	3.5			3.5			
t _H	Hold Time	2.7	1.5			1.5		ns	
	D _n to LE	3.3 ± 0.3	1.5			1.5			
t _{OSHL}	Output to Output	2.7			1.5		1.5	ns	C _L = 50 pF
t _{OSLH}	Skew (Note 4)	2.3			1.5		1.5		


Note 4: Parameter guaranteed by design. $t_{OSLH} = |t_{PLHm} - t_{PLHn}|$, $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$.

Capacitance

Symbol	Parameter	T _A = +25°C			T _A = -40°C to +85°C		Units
		Min	Typ	Max	Min	Max	
C _{IN}	Input Capacitance		4	10		10	pF
C _{OUT}	Output Capacitance		6				pF
C _{PD}	Power Dissipation Capacitance (Note 5)		27				pF

Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.



$$\text{Average operating current can be obtained by the equation: } I_{CC(opr.)} = \frac{C_{PD} \times V_{CC} \times f_{IN} + I_{CC}}{8 \text{ (per latch)}}$$

Physical Dimensions inches (millimeters) unless otherwise noted


**20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Package Number M20B**

74LVX573


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LAND PATTERN RECOMMENDATION




DIMENSIONS ARE IN MILLIMETERS



- NOTES:
- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
 - B. DIMENSIONS ARE IN MILLIMETERS.
 - C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

M20DRevB1



DETAIL A

**Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M20D**

