CMOS Digital Integrated Circuits Silicon Monolithic

74VHC9164FT

1. Functional Description

• 8-Bit Shift Register (P-IN, S-OUT/S-IN, P-OUT)

2. General

The 74VHC9164FT is an ultra-high-speed 8-Bit Shift Register fabricated using silicon-gate CMOS technology. The 74VHC9164FT combines low power consumption of CMOS with Schottky TTL speeds.

The 74VHC9164FT has parallel data inputs/outputs, a serial input and a serial output. It converts parallel data into serial data or vice versa.

When P/S CONT is Low, Q/D1 to Q/D8 are configured as parallel data outputs. At this time, the SI input is serially loaded on the rising edges of CK and unloaded from the Q/D1 to Q/D8 outputs in parallel. When $\overline{\text{CLR/LOAD}}$ input is Low, all flip-flops are asynchronously reset, irrespective of the CK state.

When P/S CONT is High, Q/D1 to Q/D8 are configured as parallel data inputs. At this time, when $\overline{\text{CLR/LOAD}}$ is Low, Q/D1 to Q/D8 latch data in parallel asynchronously from the CK input.


All the inputs have hysteresis between the positive-going and negative-going thresholds. Thus the 74VHC9164FT is capable of squaring up transitions of slowly changing input signals and provides an improved noise immunity. Additionally, all the inputs have a newly developed protection circuit without a diode returned to V_{CC} . This enables the inputs to be tolerant of up to 5.5 volts even when power supply is down.

The input power-down protection capability makes the 74VHC9164FT ideal for a wide range of applications, such as interfacing between different voltages, voltage translation from 5 V to 3 V and battery back-up circuits.

3. Features


- (1) High speed: $f_{MAX} = 149 \text{ MHz}$ (typ.) at $V_{CC} = 5 \text{ V}$
- (2) Low power dissipation: $I_{CC} = 4 \mu A \text{ (max) at } T_a = 25 \text{ °C}$
- (3) Power-down protection is provided on all inputs.
- (4) Balanced propagation delays: t_{PLH} ≈ t_{PHL}
- (5) Wide operating voltage range: $V_{CC(opr)} = 2 \text{ V to } 5.5 \text{ V}$

4. Packaging






5. Pin Assignment



6. Marking




7. Truth Table

	Input	s		Parallel Outputs/Inputs	Function		
P/S CONT	CLR/LOAD	SI	СК	Q/D1·····Q/D8			
L	Х	Х	Х		Q/D1 to Q/D8 are configured as parallel outputs.		
L	L	Х	Х		Shift register is cleared.		
L	Т	L		Output- state	First stage of S.R. becomes "L". Other stages store the data of previous stage, respectively.		
L	Н	Н		Parallel Outputs	First stage of S.R. becomes "H". Other stages store the data of previous stage, respectively.		
L	Н	Х	-		The shift register remains unchanged. The Q8C output keeps the value of the previous flip-flop.		
Н	Х	X	Х		Q/D1 to Q/D8 are configured as parallel inputs.		
Н	Г	Х	Х		Q/D1 to Q/D8 are latched into the shift register.		
Н	Η	٦		Input- state	First stage of S.R. becomes "L". Other stages store the data of previous stage, respectively.		
Н	Н	Н		Parallel Inputs	First stage of S.R. becomes "H". Other stages store the data of previous stage, respectively.		
Н	Н	Х			The shift register remains unchanged. The Q8C output keeps the value of the previous flip-flop.		


X: Don't care



8. Timing Diagrams



9. System Diagram





10. Absolute Maximum Ratings (Note)

Characteristics	Symbol	Note	Rating	Unit
Supply voltage	V _{CC}		-0.5 to 7.0	V
Input voltage	V_{IN}		-0.5 to 7.0	V
Output voltage	V _{OUT}		-0.5 to V _{CC} + 0.5	V
Bus I/O voltage	V _{I/O}	(Note 1)	-0.5 to 7.0	V
(Q/D1 to Q/D8)		(Note 2)	-0.5 to V _{CC} + 0.5	
Input diode current	I _{IK}		-20	mA
Output diode current	l _{ok}		±20	mA
Output current	l _{out}		±25	mA
V _{CC} /ground current	I _{CC}		±75	mA
Power dissipation	P _D		180	mW
Storage temperature	T _{stg}		-65 to 150	°C

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 1: Output in OFF state.

Note 2: High (H) or Low (L) state. I_{OUT} absolute maximum rating must be observed.

11. Operating Ranges (Note)

Characteristics	Symbol	Note	Rating	Unit
Supply voltage	V _{CC}		2.0 to 5.5	V
Input voltage	V _{IN}		0 to 5.5	V
Output voltage	V _{OUT}		0 to V _{CC}	V
Bus I/O voltage	V _{I/O}	(Note 1)	0 to 5.5	V
(Q/D1 to Q/D8)		(Note 2)	0 to V _{CC}	
Operating temperature	T _{opr}		-40 to 85	°C

Note: The operating ranges must be maintained to ensure the normal operation of the device.

Unused inputs must be tied to either V_{CC} or GND.

Note 1: Output in OFF state.

Note 2: High (H) or Low (L) state.



12. Electrical Characteristics

12.1. DC Characteristics (Unless otherwise specified, $T_a = 25$ °C)

Characteristics	Symbol	Test Condition		V _{CC} (V)	Min	Тур.	Max	Unit
Positive threshold voltage	V _P	_		3.0	_	_	2.20	V
				4.5	_	_	3.15	
				5.5	_	_	3.85	
Negative threshold voltage	V _N	_		3.0	0.90		_	V
				4.5	1.35			
				5.5	1.65		_	
Hysteresis voltage	V _H	_		3.0	0.30		1.20	V
				4.5	0.40		1.40	
				5.5	0.50		1.60	
High-level output voltage	V _{OH}	$V_{IN} = V_{IH}$ or V_{IL}	I _{OH} = -50 μA	2.0	1.9	2.0		V
				3.0	2.9	3.0		
				4.5	4.4	4.5		
			I_{OH} = -4 mA	3.0	2.58			
			I_{OH} = -8 mA	4.5	3.94			
Low-level output voltage	V _{OL}	$V_{IN} = V_{IH}$ or V_{IL}	I_{OL} = 50 μ A	2.0		0.0	0.1	V
				3.0	ı	0.0	0.1	
				4.5		0.0	0.1	
			I_{OL} = 4 mA	3.0			0.36	
			I_{OL} = 8 mA	4.5	ı		0.36	
3-state output OFF-state leakage current (Q/D1 to Q/D8)	I _{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{I/O} = 5.5 \text{ V or GND}$		0 to 5.5	_	1	±0.25	μΑ
Input leakage current	I _{IN}	V _{IN} = 5.5 V or GND		0 to 5.5			±0.1	μА
Quiescent supply current	I _{CC}	$V_{IN} = V_{CC}$ or GND		5.5			4.0	μА



12.2. DC Characteristics (Unless otherwise specified, T_a = -40 to 85 °C)

Characteristics	Symbol	Test Condit	tion	V _{CC} (V)	Min	Max	Unit
Positive threshold voltage	V _P	_		3.0		2.20	V
				4.5		3.15	
				5.5		3.85	
Negative threshold voltage	V _N	_	·	3.0	0.90	_	V
				4.5	1.35	_	
				5.5	1.66	_	
Hysteresis voltage	V _H	_		3.0	0.30	1.20	V
				4.5	0.40	1.40	
				5.5	0.50	1.60	
High-level output voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -50 μA	2.0	1.9	_	V
				3.0	2.9	_	
				4.5	4.4	_	
			$I_{OH} = -4 \text{ mA}$	3.0	2.48	_	
			$I_{OH} = -8 \text{ mA}$	4.5	3.80	_	
Low-level output voltage	V _{OL}	$V_{IN} = V_{IH}$ or V_{IL}	I _{OL} = 50 μA	2.0		0.1	V
				3.0		0.1	
				4.5	_	0.1	
			I _{OL} = 4 mA	3.0	_	0.44	
			I _{OL} = 8 mA	4.5	_	0.44	
3-state output OFF-state leakage current (Q/D1 to Q/D8)	I _{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{I/O} = 5.5 \text{ V or GND}$		0 to 5.5	ı	±2.5	μА
Input leakage current	I _{IN}	V _{IN} = 5.5 V or GND		0 to 5.5		±1.0	μА
Quiescent supply current	I _{CC}	V _{IN} = V _{CC} or GND		5.5		40.0	μА

Rev.1.0



12.3. Timing Requirements (Unless otherwise specified, T_a = 25 °C, Input: t_f = t_f = 3 ns)

Characteristics	Symbol	Test Condition	V _{CC} (V)	Limit	Unit
Minimum pulse width	$t_{w(L)}, t_{w(H)}$	_	3.3 ± 0.3	7.0	ns
(CK)			5.0 ± 0.5	5.0	
Minimum pulse width	t _{w(L)}	_	3.3 ± 0.3	6.0	ns
(CLR/LOAD)			5.0 ± 0.5	5.0	
Minimum setup time	t _S	_	3.3 ± 0.3	6.0	ns
(Q/D1 to Q/D8 -CLR/LOAD)			5.0 ± 0.5	5.0	
Minimum setup time	t _S	_	3.3 ± 0.3	6.0	ns
(SI-CK)			5.0 ± 0.5	5.0	
Minimum hold time	t _h	_	3.3 ± 0.3	1.0	ns
(Q/D1 to Q/D8 -CLR/LOAD)			5.0 ± 0.5	1.0	
Minimum hold time	t _h	_	3.3 ± 0.3	1.0	ns
(SI-CK)			5.0 ± 0.5	1.5	
Minimum removal time	t _{rem}	_	3.3 ± 0.3	5.0	ns
(CLR/LOAD-CK)			5.0 ± 0.5	3.0	

12.4. Timing Requirements (Unless otherwise specified, T_a = -40 to 85 °C, Input: t_r = t_f = 3 ns)

Characteristics	Symbol	Test Condition	V _{CC} (V)	Limit	Unit
Minimum pulse width	$t_{w(L)}, t_{w(H)}$	_	3.3 ± 0.3	8.0	ns
(CK)			5.0 ± 0.5	6.0	
Minimum pulse width	t _{w(L)}	_	3.3 ± 0.3	7.0	ns
(CLR/LOAD)			5.0 ± 0.5	6.0	
Minimum setup time	t _S	_	3.3 ± 0.3	7.0	ns
(Q/D1 to Q/D8 -CLR/LOAD)			5.0 ± 0.5	6.0	
Minimum setup time	t _S	_	3.3 ± 0.3	7.0	ns
(SI-CK)			5.0 ± 0.5	5.0	
Minimum hold time	t _h	_	3.3 ± 0.3	1.0	ns
(Q/D1 to Q/D8 -CLR/LOAD)			5.0 ± 0.5	1.0	
Minimum hold time	t _h	_	3.3 ± 0.3	1.0	ns
(SI-CK)			5.0 ± 0.5	1.5	
Minimum removal time	t _{rem}	_	3.3 ± 0.3	5.0	ns
(CLR/LOAD-CK)			5.0 ± 0.5	3.0	



12.5. AC Characteristics (Unless otherwise specified, $T_a = 25$ °C, Input: $t_r = t_f = 3$ ns)

Characteristics	Symbol	Note	Test Condition	V _{CC} (V)	C _L (pF)	Min	Тур.	Max	Unit
Propagation delay time	t _{PLH} ,t _{PHL}		_	3.3 ± 0.3	15		9.3	14.7	ns
(CK-Q/D1 to Q/D8)					50	I	12.1	19.0	
				5.0 ± 0.5	15	1	6.7	9.7	
					50	١	9.1	13.1	
Propagation delay time	t _{PLH} ,t _{PHL}		_	3.3 ± 0.3	15	-	9.0	14.4	ns
(CK-Q8',Q8C)					50	-	11.8	18.6	
				5.0 ± 0.5	15	-	6.4	9.4	
					50	-	8.7	12.7	
Propagation delay time	t _{PLH} ,t _{PHL}		_	3.3 ± 0.3	15		7.9	11.7	ns
(CLR/LOAD-Q/D1 to Q/D8)					50		10.2	15.1	
				5.0 ± 0.5	15		6.2	8.4	
					50	١	8.0	11.1	
Propagation delay time	t _{PLH} ,t _{PHL}		_	3.3 ± 0.3	15	١	8.0	11.8	ns
(CLR/LOAD-Q8',Q8C)					50		10.3	15.3	
				5.0 ± 0.5	15		6.2	8.5	
					50	_	8.1	11.2	
Propagation delay time	t _{PLH} ,t _{PHL}		_	3.3 ± 0.3	15	_	9.5	15.2	ns
(Q/D8-Q8')					50		11.8	18.9	
				5.0 ± 0.5	15	_	6.7	9.6	
					50	_	8.4	12.2	
3-state output enable time	t _{PZL} ,t _{PZH}		$R_L = 1 k\Omega$	3.3 ± 0.3	15	_	6.7	10.4	ns
(P/S CONT-Q/D1 to Q/D8)					50	_	9.9	15.4	
				5.0 ± 0.5	15	_	5.0	7.3	
					50	_	7.6	11.0	
3-state output disable time	t _{PLZ} ,t _{PHZ}		$R_L = 1 k\Omega$	3.3 ± 0.3	50	_	10.1	12.8	ns
(P/S CONT-Q/D1 to Q/D8)				5.0 ± 0.5	50		7.8	9.8	
Maximum clock frequency	f _{MAX}		_	3.3 ± 0.3	15	68	107	_	MHz
					50	52	82	_	
				5.0 ± 0.5	15	103	149	_	
					50	76	109	_	
Input capacitance	C _{IN}		_				4	10	pF
Bus I/O capacitance	C _{I/O}		Q/D1 to Q/D8				8	_	pF
Power dissipation capacitance	C _{PD}	(Note 1)	P/S CONT = L (Parallel Outputs)			_	102	_	pF
			P/S CONT = H (Parallel Inputs)			_	34	_	

Note 1: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation.

 $I_{CC(opr)} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}$



12.6. AC Characteristics (Unless otherwise specified, T_a = -40 to 85 °C, Input: t_r = t_f = 3 ns)


Characteristics	Symbol	Test Condition	V _{CC} (V)	C _L (pF)	Min	Max	Unit
Propagation delay time	t _{PLH} ,t _{PHL}	_	3.3 ± 0.3	15	1.0	16.7	ns
(CK-Q/D1 to Q/D8)				50	1.0	21.6	
			5.0 ± 0.5	15	1.0	11.1	
				50	1.0	14.9	
Propagation delay time	t _{PLH} ,t _{PHL}	_	3.3 ± 0.3	15	1.0	16.4	ns
(CK-Q8',Q8C)				50	1.0	21.2	
			5.0 ± 0.5	15	1.0	10.7	
				50	1.0	14.5	
Propagation delay time	t _{PLH} ,t _{PHL}	_	3.3 ± 0.3	15	1.0	13.4	ns
(CLR/LOAD-Q/D1 to Q/D8)				50	1.0	17.2	
			5.0 ± 0.5	15	1.0	9.6	
				50	1.0	12.6	
Propagation delay time	t _{PLH} ,t _{PHL}	_	3.3 ± 0.3	15	1.0	13.5	ns
(CLR/LOAD-Q8',Q8C)				50	1.0	17.5	
			5.0 ± 0.5	15	1.0	9.7	
				50	1.0	12.8	
Propagation delay time	t _{PLH} ,t _{PHL}	_	3.3 ± 0.3	15	1.0	17.3	ns
(Q/D8-Q8')				50	1.0	21.6	
			5.0 ± 0.5	15	1.0	10.9	
				50	1.0	13.9	
3-state output enable time	t _{PZL} ,t _{PZH}	$R_L = 1 k\Omega$	3.3 ± 0.3	15	1.0	11.9	ns
(P/S CONT-Q/D1 to Q/D8)				50	1.0	17.6	
			5.0 ± 0.5	15	1.0	8.3	
				50	1.0	12.5	
3-state output disable time	t _{PLZ} ,t _{PHZ}	$R_L = 1 k\Omega$	3.3 ± 0.3	50	1.0	13.7	ns
(P/S CONT-Q/D1 to Q/D8)			5.0 ± 0.5	50	1.0	10.6	
Maximum clock frequency	f _{MAX}	_	3.3 ± 0.3	15	59	_	MHz
				50	46	_]
			5.0 ± 0.5	15	90	_	
				50	67	_	
Input capacitance	C _{IN}	_	<u> </u>		_	10	pF

12.7. Noise Characteristics (Unless otherwise specified, T_a = 25 °C, Input: t_r = t_f = 3 ns)

Characteristics	Symbol	Test Condition	V _{CC} (V)	Тур.	Limit	Unit
Quiet output maximum dynamic V _{OL}	V _{OLP}	C _L = 50 pF	5.0	0.6	1.0	V
Quiet output minimum dynamic V _{OL}	V _{OLV}	C _L = 50 pF	5.0	-0.5	-1.0	V
Minimum high-level dynamic input voltage	V_{IHD}	C _L = 50 pF	5.0	_	3.5	V
Maximum low-level dynamic input voltage	V_{ILD}	C _L = 50 pF	5.0	_	1.5	V




13. Internal Equivalent Circuit



Package Dimensions

Unit: mm



Weight: 0.055 g (typ.)

	Package Name(s)
Nickname: TSSOP16B	



RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's
 written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
 EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY
 CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
 ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation,
 equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles,
 trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices,
 elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR
 UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales
 representative.
- · Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
 FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER,
 INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING
 WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND
 (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT,
 OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
 PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
 Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.