

DATASHEET

Description

The 9DBU0841 is a member of IDT's 1.5V Ultra-Low-Power (ULP) PCIe family. It has integrated output terminations providing Zo=100 Ω for direct connection to 100 Ω transmission lines. The device has 8 output enables for clock management and 3 selectable SMBus addresses.

Recommended Application

1.5V PCIe Gen1-2-3 Zero Delay/Fanout Buffer (ZDB/FOB)

Output Features

• 8 - 1-167MHz Low-Power (LP) HCSL DIF pairs $w/ZO=100\Omega$


Key Specifications

- DIF cycle-to-cycle jitter <50ps
- DIF output-to-output skew < 80ps
- DIF phase jitter is PCIe Gen1-2-3 compliant
- Very low additive phase jitter in bypass mode

Features/Benefits

- Direct connection to 100Ω transmission lines; saves 32 resistors compared to standard PCIe devices
- 53mW typical power consumption in PLL mode; minimal power consumption
- Outputs can optionally be supplied from any voltage between 1.05 and 1.5V; maximum power savings
- OE# pins; support DIF power management
- HCSL-compatible differential input; can be driven by common clock sources
- Spread Spectrum tolerant; allows reduction of EMI
- LP-HCSL differential clock outputs; reduced power and board space
- Programmable Slew rate for each output; allows tuning for various line lengths
- Programmable output amplitude; allows tuning for various application environments
- Pin/software selectable PLL bandwidth and PLL Bypass; minimize phase jitter for each application
- Outputs blocked until PLL is locked; clean system start-up
- Configuration can be accomplished with strapping pins; SMBus interface not required for device control
- Three selectable SMBus addresses; multiple devices can easily share an SMBus segment
- 3.3V tolerant SMBus interface works with legacy controllers
- Space saving 48-pin 6x6mm VFQFPN; minimal board space


Block Diagram



1



Pin Configuration



48-pin VFQFPN, 6x6 mm, 0.4mm pitch

- ^v prefix indicates internal 120KOhm pull up AND pull down resistor (biased to VDD/2)
- v prefix indicates internal 120KOhm pull down resistor
- ^ prefix indicates internal 120KOhm pull up resistor

SMBus Address Selection Table

| | SADR | Address | + Read/Write bit |
|---------------------------------------|------|---------|------------------|
| State of SADR on first application of | 0 | 1101011 | X |
| CKPWRGD PD# | M | 1101100 | X |
| CKFWKGD_FD# | 1 | 1101101 | x |

Power Management Table

| CKPWRGD_PD# | CLK_IN | SMBus OEx# Pin | | DIF | PLL | |
|-------------|---------|----------------|-----------|----------|-----------|-----------------|
| | CLK_IN | OEx bit | OLX# FIII | True O/P | Comp. O/P | FLL |
| 0 | X | Х | X | Low | Low | Off |
| 1 | Running | 0 | X | Low | Low | On ¹ |
| 1 | Running | 1 | 0 | Running | Running | On ¹ |
| 1 | Running | 1 | 1 | Low | Low | On ¹ |

^{1.} If Bypass mode is selected, the PLL will be off, and outputs will be running.

Power Connections

| Pin Number | | | Description | |
|------------|-----------------------|------------|---------------|--|
| VDD | VDDIO | GND | Description | |
| | | | Input | |
| 5 | | 8 | receiver | |
| | | | analog | |
| 12 | | 9 | Digital Power | |
| 20, 31, 38 | 13, 21, 31, 39, 47 | 22, 29, 40 | DIF outputs | |
| 30 | | 29 | PLL Analog | |

PLL Operating Mode

| HiBW_BypM_LoBW# | MODE | Byte1 [7:6] Readback | Byte1 [4:3] Control |
|-----------------|-----------|-------------------------|------------------------|
| 0 | PLL Lo BW | 00 | 00 |
| M | Bypass | 01 | 01 |
| 1 | PLL Hi BW | 11 | 11 |



Pin Descriptions


| PIN# | PIN NAME | TYPE | DESCRIPTION |
|------|-------------------------|---------|---|
| 1 | vSADR tri | LATCHED | Tri-level latch to select SMBus Address. See SMBus Address Selection Table. |
| | VOADh_III | IN | TIT-level later to select Sivibus Address. See Sivibus Address Selection Table. |
| 2 | ^vHIBW_BYPM_LOBW# | LATCHED | Trilevel input to select High BW, Bypass or Low BW mode. |
| | *VIIIDVV_DII IVI_LODVV# | IN | See PLL Operating Mode Table for Details. |
| 3 | FB_DNC | DNC | True clock of differential feedback. The feedback output and feedback input are |
| | טווט_ט ו | DIVO | connected internally on this pin. Do not connect anything to this pin. |
| 4 | ED DNO# | DNC | Complement clock of differential feedback. The feedback output and feedback |
| 4 | FB_DNC# | DNC | input are connected internally on this pin. Do not connect anything to this pin. |
| | VDDD4 5 | DIAID | 1.5V power for differential input clock (receiver). This VDD should be treated as |
| 5 | VDDR1.5 | PWR | an Analog power rail and filtered appropriately. |
| 6 | CLK_IN | IN | True Input for differential reference clock. |
| 7 | CLK_IN# | IN | Complementary Input for differential reference clock. |
| 8 | GNDR | GND | Analog Ground pin for the differential input (receiver) |
| 9 | GNDDIG | GND | Ground pin for digital circuitry |
| 10 | SCLK_3.3 | IN | Clock pin of SMBus circuitry, 3.3V tolerant. |
| 11 | SDATA_3.3 | I/O | Data pin for SMBus circuitry, 3.3V tolerant. |
| 12 | VDDDIG1.5 | PWR | 1.5V digital power (dirty power) |
| 13 | VDDIO | PWR | Power supply for differential outputs |
| 14 | vOE0# | IN | Active low input for enabling DIF pair 0. This pin has an internal pull-down. |
| 14 | VOEU# | IIN | 1 =disable outputs, 0 = enable outputs |
| 15 | DIF0 | OUT | Differential true clock output |
| 16 | DIF0# | OUT | Differential Complementary clock output |
| 17 | vOE1# | IN | Active low input for enabling DIF pair 1. This pin has an internal pull-down. |
| 17 | VOL 1# | 1111 | 1 =disable outputs, 0 = enable outputs |
| 18 | DIF1 | OUT | Differential true clock output |
| 19 | DIF1# | OUT | Differential Complementary clock output |
| 20 | VDD1.5 | PWR | Power supply, nominally 1.5V |
| 21 | VDDIO | PWR | Power supply for differential outputs |
| 22 | GND | GND | Ground pin. |
| 23 | DIF2 | OUT | Differential true clock output |
| 24 | DIF2# | OUT | Differential Complementary clock output |
| 25 | vOE2# | IN | Active low input for enabling DIF pair 2. This pin has an internal pull-down. |
| | | | 1 =disable outputs, 0 = enable outputs |
| 26 | DIF3 | OUT | Differential true clock output |
| 27 | DIF3# | OUT | Differential Complementary clock output |
| 28 | vOE3# | IN | Active low input for enabling DIF pair 3. This pin has an internal pull-down. |
| | | | 1 =disable outputs, 0 = enable outputs |
| 29 | GNDA | GND | Ground pin for the PLL core. |
| 30 | VDDA1.5 | PWR | 1.5V power for the PLL core. |
| 31 | VDDIO | PWR | Power supply for differential outputs |
| 32 | DIF4 | OUT | Differential true clock output |
| 33 | DIF4# | OUT | Differential Complementary clock output |
| 34 | vOE4# | IN | Active low input for enabling DIF pair 4. This pin has an internal pull-down. |
| | | | 1 =disable outputs, 0 = enable outputs |
| 35 | DIF5 | OUT | Differential true clock output |
| 36 | DIF5# | OUT | Differential Complementary clock output |
| 37 | vOE5# | IN | Active low input for enabling DIF pair 5. This pin has an internal pull-down. |
| | | | 1 =disable outputs, 0 = enable outputs |
| 38 | VDD1.5 | PWR | Power supply, nominally 1.5V |
| 39 | VDDIO | PWR | Power supply for differential outputs |
| 40 | GND | GND | Ground pin. |




Pin Descriptions (cont.)

| PIN# | PIN NAME | TYPE | DESCRIPTION | |
|------|---|------|---|--|
| 41 | DIF6 | OUT | Differential true clock output | |
| 42 | DIF6# | OUT | Differential Complementary clock output | |
| 42 | vOE6# Active low input for enabling DIF pair 6. This pin has an internal pull-dow | | | |
| 43 | 43 VOE6# | | 1 =disable outputs, 0 = enable outputs | |
| 44 | DIF7 | OUT | Differential true clock output | |
| 45 | DIF7# | OUT | Differential Complementary clock output | |
| 46 | vOE7# | IN | Active low input for enabling DIF pair 7. This pin has an internal pull-down. | |
| 40 | VOE7# | IIN | 1 =disable outputs, 0 = enable outputs | |
| 47 | VDDIO | PWR | Power supply for differential outputs | |
| | | | Input notifies device to sample latched inputs and start up on first high | |
| 48 | ^CKPWRGD_PD# | IN | assertion. Low enters Power Down Mode, subsequent high assertions exit | |
| | | | Power Down Mode. This pin has internal pull-up resistor. | |

Test Loads



Driving LVDS



Driving LVDS inputs

| ziiiig zi zo iiipato | | | | | | | | |
|----------------------|--------------|-------------------|------|--|--|--|--|--|
| | , | Value | | | | | | |
| | Receiver has | Receiver does not | | | | | | |
| Component | termination | have termination | Note | | | | | |
| R7a, R7b | 10K ohm | 140 ohm | | | | | | |
| R8a, R8b | 5.6K ohm | 75 ohm | | | | | | |
| Cc | 0.1 uF | 0.1 uF | | | | | | |
| Vcm | 1.2 volts | 1.2 volts | | | | | | |



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBU0841. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|---------------------------|-------------|---------------------------|------|-----|----------------------|-------|-------|
| Supply Voltage | VDDx | | -0.5 | | 2 | V | 1,2 |
| Input Voltage | V_{IN} | | -0.5 | | V _{DD} +0.5 | V | 1,3 |
| Input High Voltage, SMBus | V_{IHSMB} | SMBus clock and data pins | | | 3.3 | V | 1 |
| Storage Temperature | Ts | | -65 | | 150 | °C | 1 |
| Junction Temperature | Tj | | | | 125 | °C | 1 |
| Input ESD protection | ESD prot | Human Body Model | 2000 | | | V | 1 |

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Clock Input Parameters

TA = T_{COM} or T_{IND}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| THE TOOM OF THE PLANT | | | . 3 | _ | | | |
|---------------------------------------|--------------------|---|-----------------------|-----|------|-------|-------|
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| Input High Voltage - DIF_IN | V _{IHDIF} | Differential inputs (single-ended measurement) | 300 | 750 | 1150 | mV | 1 |
| Input Low Voltage - DIF_IN | V_{ILDIF} | Differential inputs (single-ended measurement) | V _{SS} - 300 | 0 | 300 | mV | 1 |
| Input Common Mode Voltage - DIF_IN | V _{COM} | Common Mode Input Voltage | 200 | | 725 | mV | 1 |
| Input Amplitude - DIF_IN | V_{SWING} | Peak to Peak value (V _{IHDIF} - V _{ILDIF}) | 300 | | 1450 | mV | 1 |
| Input Slew Rate - DIF_IN | dv/dt | Measured differentially | 0.35 | | 8 | V/ns | 1,2 |
| Input Leakage Current | I _{IN} | $V_{IN} = V_{DD}$, $V_{IN} = GND$ | -5 | | 5 | uA | |
| Input Duty Cycle | d _{tin} | Measurement from differential wavefrom | 45 | | 55 | % | 1 |
| Input Jitter - Cycle to Cycle | J_{DIFIn} | Differential Measurement | 0 | | 150 | ps | 1 |

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 2.0V.

² Slew rate measured through +/-75mV window centered around differential zero



Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions

TA = T_{COM} or T_{IND}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| 90W - 1NB7 1-1-3 | 1 | | J | | | | |
|--------------------------|------------------------|---|----------------------|----------|----------------------|--------|-------|
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| Supply Voltage | VDDx | Supply voltage for core and analog | 1.425 | 1.5 | 1.575 | V | |
| Output Supply Voltage | VDDIO | Supply voltage for Low Power HCSL Outputs | 0.95 | 1.05-1.5 | 1.575 | V | |
| Ambient Operating | T _{COM} | Commmercial range | 0 | 25 | 70 | °C | 1 |
| Temperature | T _{IND} | Industrial range | -40 | 25 | 85 | °C | 1 |
| Input High Voltage | V_{IH} | Single-ended inputs, except SMBus | 0.75 V _{DD} | | $V_{DD} + 0.3$ | V | |
| Input Mid Voltage | V_{IM} | Single-ended tri-level inputs ('_tri' suffix) | 0.4 V _{DD} | | 0.6 V _{DD} | V | |
| Input Low Voltage | V_{IL} | Single-ended inputs, except SMBus | -0.3 | | 0.25 V _{DD} | V | |
| | I _{IN} | Single-ended inputs, V _{IN} = GND, V _{IN} = VDD | -5 | | 5 | uA | |
| In the Comment | | Single-ended inputs | | | | | |
| Input Current | I _{INP} | V _{IN} = 0 V; Inputs with internal pull-up resistors | -200 | | 200 | uA | |
| | | $V_{IN} = VDD$; Inputs with internal pull-down resistors | | | | | |
| 1 | F _{ibyp} | Bypass mode | 1 | | 167 | MHz | 2 |
| Input Frequency | F _{ipll} | 100MHz PLL mode | 20 | 100.00 | 110 | MHz | 2 |
| Pin Inductance | L _{pin} | | | | 7 | nH | 1 |
| | C _{IN} | Logic Inputs, except DIF_IN | 1.5 | | 5 | pF | 1 |
| Capacitance | C _{INDIF_IN} | DIF_IN differential clock inputs | 1.5 | | 2.7 | pF | 1,6 |
| | C _{OUT} | Output pin capacitance | | | 6 | pF | 1 |
| Oll Obelill alian | | From V _{DD} Power-Up and after input clock | | | _ | | 4.0 |
| Clk Stabilization | T_{STAB} | stabilization or de-assertion of PD# to 1st clock | | | 1 | ms | 1,2 |
| Input SS Modulation | f | Allowable Frequency for PCIe Applications | 30 | | 33 | kHz | |
| Frequency PCIe | f _{MODINPCle} | (Triangular Modulation) | 30 | | 33 | KI IZ | |
| Input SS Modulation | f _{MODIN} | Allowable Frequency for non-PCIe Applications | 0 | | 66 | kHz | |
| Frequency non-PCIe | ·IMODIN | (Triangular Modulation) | | | | | |
| OE# Latency | t _{LATOE#} | DIF start after OE# assertion | 1 | | 3 | clocks | 1,3 |
| - | | DIF stop after OE# deassertion DIF output enable after | | | | | |
| Tdrive_PD# | t _{DRVPD} | PD# de-assertion | | | 300 | us | 1,3 |
| Tfall | t _F | Fall time of single-ended control inputs | | | 5 | ns | 2 |
| Trise | t _R | Rise time of single-ended control inputs | | | 5 | ns | 2 |
| SMBus Input Low Voltage | V _{ILSMB} | V _{DDSMB} = 3.3V, see note 4 for V _{DDSMB} < 3.3V | | | 0.8 | V | 4 |
| SMBus Input High Voltage | VIHSMB | $V_{DDSMB} = 3.3V$, see note 5 for $V_{DDSMB} < 3.3V$ | 2.1 | | 3.3 | V | 5 |
| SMBus Output Low Voltage | VOLSMB | @ I _{PULLUP} | 2.1 | | 0.4 | V | _ |
| SMBus Sink Current | I _{PULLUP} | @ V _{OL} | 4 | | 0.1 | mA | |
| Nominal Bus Voltage | V _{DDSMB} | Bus Voltage | 1.7 | | 3.3 | V | |
| SCLK/SDATA Rise Time | t _{RSMB} | (Max VIL - 0.15) to (Min VIH + 0.15) | 1.7 | | 1000 | ns | 1 |
| SCLK/SDATA Fall Time | t _{FSMB} | (Min VIH + 0.15) to (Max VIL - 0.15) | | | 300 | ns | 1 |
| SMBus Operating | *FSMB | | | | | | |
| Frequency | f _{MAXSMB} | Maximum SMBus operating frequency | | | 400 | kHz | 7 |
| 4 | | | | | <u> </u> | | |

¹Guaranteed by design and characterization, not 100% tested in production.

 $^{^2\}mbox{Control}$ input must be monotonic from 20% to 80% of input swing.

³Time from deassertion until outputs are >200 mV

 $^{^{4}}$ For V_{DDSMB} < 3.3V, V_{ILSMB} <= 0.35 V_{DDSMB}

 $^{^{5}}$ For $V_{DDSMB} < 3.3V$, $V_{IHSMB} >= 0.65V_{DDSMB}$

⁶DIF_IN input

⁷The differential input clock must be running for the SMBus to be active



Electrical Characteristics-DIF Low-Power HCSL Outputs

TA = T_{COM} or T_{IND}; Supply Voltages per normal operation conditions, f_{OUT} = 100MHz. See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|------------------------|-------------------|---|-----|------|------|-------|-------|
| Slew rate | dV/dt | Scope averaging on, fast setting | 1 | 2.4 | 3.5 | V/ns | 1,2,3 |
| Siew rate | dV/dt | Scope averaging on, slow setting | 0.7 | 1.7 | 2.5 | V/ns | 1,2,3 |
| Slew rate matching | ∆dV/dt | Slew rate matching, Scope averaging on | | 9 | 20 | % | 1,2,4 |
| Voltage High | V _{HIGH} | Statistical measurement on single-ended signal using oscilloscope math function. (Scope | 630 | 750 | 850 | mV | 7 |
| Voltage Low | V_{LOW} | averaging on) | | 26 | 150 | 1114 | 7 |
| Max Voltage | Vmax | Measurement on single ended signal using | | 763 | 1150 | mV | 7 |
| Min Voltage | Vmin | absolute value. (Scope averaging off) -300 22 | | | IIIV | 7 | |
| Vswing | Vswing | Scope averaging off | 300 | 1448 | | mV | 1,2 |
| Crossing Voltage (abs) | Vcross_abs | Scope averaging off | 250 | 390 | 550 | mV | 1,5 |
| Crossing Voltage (var) | Δ-Vcross | Scope averaging off | | 11 | 140 | mV | 1,6 |

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Current Consumption

TA = T_{COM} or T_{IND}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|--------------------------|---------------------|-----------------------------------|-----|-------|------|-------|-------|
| Operating Supply Current | I _{DDA} | VDDA+VDDR, PLL Mode, @100MHz | | 11 | 15 | mA | |
| | I _{DD} | VDD, All outputs active @100MHz | | 6 | 9 | mA | |
| | I _{DDIO} | VDDIO, All outputs active @100MHz | | 28 | 35 | mA | |
| | I _{DDAPD} | VDDA+VDDR, CKPWRGD_PD#=0 | | 0.5 | 1 | mA | 2 |
| Powerdown Current | I _{DDPD} | VDDx, CKPWRGD_PD#=0 | | 0.6 | 1 | mA | 2 |
| | I _{DDIOPD} | VDDIO, CKPWRGD_PD#=0 | | 0.003 | 0.01 | mA | 2 |

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.

² Input clock stopped.



Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T_{COM} or T_{IND}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
|------------------------|-----------------------|--------------------------------------|---|-----|-----|-------|-------|
| PLL Bandwidth | BW | -3dB point in High BW Mode (100MHz) | 2.3 | 3.6 | 4.7 | MHz | 1,5 |
| PLL Bandwidth | DVV | -3dB point in Low BW Mode (100MHz) | Dint in High BW Mode (100MHz) 2.3 3.6 4.7 | MHz | 1,5 | | |
| PLL Jitter Peaking | t _{JPEAK} | Peak Pass band Gain (100MHz) | | 1.3 | 2.5 | dB | 1 |
| Duty Cycle | t _{DC} | Measured differentially, PLL Mode | 45 | 50 | 55 | % | 1 |
| Duty Cycle Distortion | t _{DCD} | Measured differentially, Bypass Mode | | | % | 1,3 | |
| Skow Input to Output | t_{pdBYP} | Bypass Mode, $V_T = 50\%$ | Peak Pass band Gain (100MHz)1.32.5Ideasured differentially, PLL Mode455055asured differentially, Bypass Mode-1-0.60Bypass Mode, $V_T = 50\%$ 340043015200PLL Mode $V_T = 50\%$ 050150 | ps | 1 | | |
| Skew, Input to Output | t _{pdPLL} | PLL Mode V _T = 50% | 0 | 50 | 150 | ps | 1,4 |
| Skew, Output to Output | t _{sk3} | V _T = 50% | | 37 | 75 | ps | 1,4 |
| littor Cyala ta ayala | | PLL mode | | 24 | 50 | ps | 1,2 |
| Jitter, Cycle to cycle | t _{jcyc-cyc} | Additive Jitter in Bypass Mode | | 0.1 | 10 | ps | 1,2 |

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Phase Jitter Parameters

 $TA = T_{COM}$ or T_{IND} ; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| | | | | | | INDUSTRY | | |
|---|--------------------------------|--|-----|-----|-----|----------|---|---------------|
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | LIMIT | UNITS | Notes |
| | t _{jphPCleG1} | PCIe Gen 1 | | 30 | 58 | 86 | LIMIT UNITS 86 | 1,2,3,5 |
| Phase Jitter, PLL Mode t _{jr} t _{jph} t _{jph} t _{jph} t _{jph} t _{jph} t _{jr} t _{jr} Additive Phase Jitter, Bypass Mode t _j | | PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz | | 0.9 | 1.4 | 3 | | 1,2,3,5 |
| | t _{jphPCleG2} | PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz) | | 2.1 | 2.6 | 3.1 | | 1,2,3,5 |
| i nase onter, i El Mode | t _{jphPCleG3} | PCIe Gen 3 Common Clock Architecture (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz) | | 0.5 | 0.6 | 1 | LIMIT UNITS Not 86 ps (p-p) 1,2, 3 ps (ms) 1,2, 3.1 ps (ms) 1,2, 1 ps (ms) 1,2, 0.7 ps (ms) 1,2, N/A ps (p-p) 1,2, N/A ps (ms) 1,2, N/A ps (ms) 1,2, N/A ps (ms) 1,2, N/A fs (ms) 1,2, N/A fs (ms) 1,2, N/A fs (ms) 1,2, N/A fs (ms) 1,2, | 1,2,3,5 |
| | t _{jphPCleG3SRn} S | PCIe Gen 3 Separate Reference No Spread (SRnS) (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz) | | 0.5 | 0.6 | 0.7 | | 1,2,3,5 |
| | t _{iphPCleG1} | PCle Gen 1 | | 0.1 | 5 | N/A | ps (p-p) | 1,2,3,5 |
| | | PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz | | 0.1 | 0.5 | N/A | • | 1,2,3,4, 5 |
| | t _{jphPCleG2} | PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz) | | 0.1 | 0.7 | N/A | • | 1,2,3,4 |
| | t _{jphPCleG3} | PCIe Gen 3 (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz) | | 0.2 | 0.3 | N/A | | 1,2,3,4 |
| bypass Mode | t _{jph125M0} | 125MHz, 1.5MHz to 10MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz | | 200 | 250 | N/A | | 1,6 |
| | t _{jph125M1} | 125MHz, 12KHz to 20MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz | | 313 | 350 | N/A | | 1,6 |

¹Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

⁴ All outputs at default slew rate

⁵ The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.

² See http://www.pcisig.com for complete specs

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.


⁴ For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]

⁵ Driven by 9FGU0831 or equivalent

⁶ Rohde&Schartz SMA100



Additive Phase Jitter Plot: 125M (12kHz to 20MHz)





General SMBus Serial Interface Information

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

| | Index Blo | ock ' | Write Operation |
|-----------|------------|--------|----------------------|
| Controll | er (Host) | | IDT (Slave/Receiver) |
| Т | starT bit | | |
| Slave A | Address | | |
| WR | WRite | | |
| | | | ACK |
| Beginning | g Byte = N | | |
| | | | ACK |
| Data Byte | Count = X | | |
| | | | ACK |
| Beginnin | g Byte N | | |
| | | | ACK |
| 0 | | × | |
| 0 | | X Byte | 0 |
| 0 | | е | 0 |
| | | | 0 |
| Byte N | + X - 1 | | |
| | | | ACK |
| Р | stoP bit | | |

Note: SMBus Address is Latched on SADR pin.

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- · Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

| | Index Block F | Read O | peration |
|------|-----------------|--------|----------------------|
| Cor | ntroller (Host) | | IDT (Slave/Receiver) |
| Т | starT bit | | |
| SI | ave Address | | |
| WR | WRite | | |
| | | | ACK |
| Begi | nning Byte = N | | |
| | | | ACK |
| RT | Repeat starT | | |
| SI | ave Address | | |
| RD | ReaD | | |
| | | | ACK |
| | | | |
| | • | | Data Byte Count=X |
| | ACK | | |
| | | | Beginning Byte N |
| | ACK | | |
| | | ē | 0 |
| | 0 | X Byte | 0 |
| | 0 | × | 0 |
| | 0 | | |
| | | | Byte N + X - 1 |
| N | Not acknowledge | | |
| Р | stoP bit | | |



SMBus Table: Output Enable Register ¹

| Byte 0 | Name | Control Function | Туре | 0 | 1 | Default |
|--------|---------|------------------|------|---------|---------|---------|
| Bit 7 | DIF OE7 | Output Enable | RW | Low/Low | Enabled | 1 |
| Bit 6 | DIF OE6 | Output Enable | RW | Low/Low | Enabled | 1 |
| Bit 5 | DIF OE5 | Output Enable | RW | Low/Low | Enabled | 1 |
| Bit 4 | DIF OE4 | Output Enable | RW | Low/Low | Enabled | 1 |
| Bit 3 | DIF OE3 | Output Enable | RW | Low/Low | Enabled | 1 |
| Bit 2 | DIF OE2 | Output Enable | RW | Low/Low | Enabled | 1 |
| Bit 1 | DIF OE1 | Output Enable | RW | Low/Low | Enabled | 1 |
| Bit 0 | DIF OE0 | Output Enable | RW | Low/Low | Enabled | 1 |

^{1.} A low on these bits will overide the OE# pin and force the differential output Low/Low

SMBus Table: PLL Operating Mode and Output Amplitude Control Register

| Byte 1 | Name | Control Function | Туре | 0 | 1 | Default |
|-------------|------------------|---------------------------------|-----------------|------------------------------|-------------------|---------|
| Bit 7 | PLLMODERB1 | PLL Mode Readback Bit 1 | R | See PLL Operating Mode Table | | Latch |
| Bit 6 | PLLMODERB0 | PLL Mode Readback Bit 0 | R | | | Latch |
| Bit 5 PLLMC | PLLMODE SWCNTRL | Enable SW control of PLL Mode | RW | Values in B1[7:6] | Values in B1[4:3] | 0 |
| | I LEWODE_SWONTKE | Lilable 3W control of 1 EL Wode | 1744 | set PLL Mode | set PLL Mode | U |
| Bit 4 | PLLMODE1 | PLL Mode Control Bit 1 | RW ¹ | See PLL Operating Mode Table | | 0 |
| Bit 3 | PLLMODE0 | PLL Mode Control Bit 0 | RW ¹ | See FLL Opera | ing wode rable | 0 |
| Bit 2 | | Reserved | | | | 1 |
| Bit 1 | AMPLITUDE 1 | Controls Output Amplitude | RW | 00 = 0.55V | 01= 0.65V | 1 |
| Bit 0 | AMPLITUDE 0 | Controls Output Amplitude | RW | 10 = 0.7V | 11 = 0.8V | 0 |

^{1.} B1[5] must be set to a 1 for these bits to have any effect on the part.

SMBus Table: DIF Slew Rate Control Register

| Byte 2 | Name | Control Function | Туре | 0 | 1 | Default |
|--------|------------------|--------------------------|------|--------------|--------------|---------|
| Bit 7 | SLEWRATESEL DIF7 | Adjust Slew Rate of DIF7 | RW | Slow Setting | Fast Setting | 1 |
| Bit 6 | SLEWRATESEL DIF6 | Adjust Slew Rate of DIF6 | RW | Slow Setting | Fast Setting | 1 |
| Bit 5 | SLEWRATESEL DIF5 | Adjust Slew Rate of DIF5 | RW | Slow Setting | Fast Setting | 1 |
| Bit 4 | SLEWRATESEL DIF4 | Adjust Slew Rate of DIF4 | RW | Slow Setting | Fast Setting | 1 |
| Bit 3 | SLEWRATESEL DIF3 | Adjust Slew Rate of DIF3 | RW | Slow Setting | Fast Setting | 1 |
| Bit 2 | SLEWRATESEL DIF2 | Adjust Slew Rate of DIF2 | RW | Slow Setting | Fast Setting | 1 |
| Bit 1 | SLEWRATESEL DIF1 | Adjust Slew Rate of DIF1 | RW | Slow Setting | Fast Setting | 1 |
| Bit 0 | SLEWRATESEL DIF0 | Adjust Slew Rate of DIF0 | RW | Slow Setting | Fast Setting | 1 |

Note: See "Low-Power HCSL Outputs" table for slew rates.

SMBus Table: Frequency Select Control Register

| Byte 3 | Name | Control Function | Туре | 0 | 1 | Default |
|--------|----------------|------------------------|------|--------------|--------------|---------|
| Bit 7 | Reserved | | | | | |
| Bit 6 | Reserved | | | | | |
| Bit 5 | | Reserved | | | | 0 |
| Bit 4 | Reserved | | | | | |
| Bit 3 | | Reserved | | | | 0 |
| Bit 2 | | Reserved | | | | 1 |
| Bit 1 | Reserved | | | | | 1 |
| Bit 0 | SLEWRATESEL FB | Adjust Slew Rate of FB | RW | Slow Setting | Fast Setting | 1 |

Byte 4 is Reserved and reads back 'hFF



SMBus Table: Revision and Vendor ID Register

| Byte 5 | Name | Control Function | Туре | 0 | 1 | Default | |
|--------|------|------------------|------|------------|--------------|---------|--|
| Bit 7 | RID3 | | R | | 0 | | |
| Bit 6 | RID2 | Revision ID | R | Λ rov - | A rev = 0000 | | |
| Bit 5 | RID1 | IVENSION ID | R | A lev = | 0 | | |
| Bit 4 | RID0 | | R | | 0 | | |
| Bit 3 | VID3 | | R | | | 0 | |
| Bit 2 | VID2 | VENDOR ID | R | 0001 | 0001 = IDT | | |
| Bit 1 | VID1 | VENDOR ID | R | 0001 = 101 | | 0 | |
| Bit 0 | VID0 | | R | | | 1 | |

SMBus Table: Device Type/Device ID


| Byte 6 | Name | Control Function | Туре | 0 | 1 | Default |
|--------|--------------|------------------|------|--------------------------------|--------------|---------|
| Bit 7 | Device Type1 | Device Type | R | 00 = FGx, $01 = DBx ZDB/FOB$, | | 0 |
| Bit 6 | Device Type0 | Device Type | R | 10 = DMx, 1 | 1 | |
| Bit 5 | Device ID5 | | R | | | 0 |
| Bit 4 | Device ID4 | | R | | | 0 |
| Bit 3 | Device ID3 | Device ID | R | 001000 bina | ny or 08 boy | 1 |
| Bit 2 | Device ID2 | Device ID | R | 00 1000 billa | ry or oo nex | 0 |
| Bit 1 | Device ID1 | | R | | | 0 |
| Bit 0 | Device ID0 | | R | | | 0 |

SMBus Table: Byte Count Register

| Byte 7 | Name | Control Function | Туре | 0 | 1 | Default |
|--------|----------|------------------------|------|------------------------|-----------------------|---------|
| Bit 7 | Reserved | | | | | |
| Bit 6 | | Reserved | | | | 0 |
| Bit 5 | Reserved | | | | | |
| Bit 4 | BC4 | | RW | | | 0 |
| Bit 3 | BC3 | | RW | Writing to this regist | er will configure how | 1 |
| Bit 2 | BC2 | Byte Count Programming | RW | many bytes will be r | ead back, default is | 0 |
| Bit 1 | BC1 | 1 | RW | = 8 b | ytes. | 0 |
| Bit 0 | BC0 | | RW | | | 0 |



Marking Diagrams





Notes:

- 1. "LOT" is the lot sequence number.
- 2. "COO" denotes country of origin.
- 3. YYWW is the last two digits of the year and week that the part was assembled.
- 4. Line 2: truncated part number
- 5. "L" denotes RoHS compliant package.
- 6. "I" denotes industrial temperature range device.


Thermal Characteristics

| PARAMETER | SYMBOL | CONDITIONS | PKG | TYP VALUE | UNITS | NOTES |
|--------------------|----------------------|---------------------------------|----------------------|--------------|-------|-------|
| | θ_{JC} | Junction to Case | | 33 | °C/W | 1 |
| | θ_{Jb} | Junction to Base | | 2.1 | °C/W | 1 |
| Thermal Resistance | $\theta_{JA0\theta}$ | Junction to Air, still air | NDG48 37 30 27 | | °C/W | 1 |
| Theimai nesistance | θ_{JA1} | Junction to Air, 1 m/s air flow | | | °C/W | 1 |
| | θ_{JA3} | Junction to Air, 3 m/s air flow | | | °C/W | 1 |
| | θ_{JA5} | Junction to Air, 5 m/s air flow | | 26 | °C/W | 1 |

¹ePad soldered to board



Package Outline and Package Dimensions (NDG48)



| | Millimeters | | |
|----------------|----------------|------|--|
| Symbol | Min | Max | |
| Α | 0.8 | 1.0 | |
| A1 | 0 | 0.05 | |
| A3 | 0.20 Reference | | |
| b | 0.18 | 0.3 | |
| е | 0.40 BASIC | | |
| D x E BASIC | 6.00 x 6.00 | | |
| D2 MIN./MAX. | 3.95 | 4.25 | |
| E2 MIN./MAX. | 3.95 | 4.25 | |
| L MIN./MAX. | 0.30 | 0.50 | |
| N | 48 | | |
| N_D | 12 | | |
| N _F | 12 | | |

Ordering Information

| Part / Order Number | Shipping Packaging | Package | Temperature | |
|---------------------|---------------------------|---------------|---------------|--|
| 9DBU0841AKLF | Trays | 48-pin VFQFPN | 0 to +70° C | |
| 9DBU0841AKLFT | Tape and Reel | 48-pin VFQFPN | 0 to +70° C | |
| 9DBU0841AKILF | Trays | 48-pin VFQFPN | -40 to +85° C | |
| 9DBU0841AKILFT | Tape and Reel | 48-pin VFQFPN | -40 to +85° C | |

[&]quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

[&]quot;A" is the device revision designator (will not correlate with the datasheet revision).



Revision History

| Rev. | Initiator | Issue Date | Description | Page # |
|-------|-----------|---|--|---------|
| A RDW | | | Updated electrical tables with char data. | |
| | 7/16/2014 | Added an additive phase jitter plot. | Various | |
| | | 3. Added 12kHz to 20MHz additive phase jitter spec. | 3. Added 12kHz to 20MHz additive phase jitter spec. | Vallous |
| | | | 4. Updated Amplitude control bit descriptions in Byte 1. | |



Corporate Headquarters 6024 Silver Creek Valley Road

San Jose, CA 95138 USA

Sales

1-800-345-7015 or 408-284-8200

Fax: 408-284-2775 www.IDT.com

Tech Support

email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2014 Integrated Device Technology, Inc.. All rights reserved.