





FEATURES

- 2.3 MPPS
- Internal 16-bit resolution A/D
- Internal correlated doubler sampler (CDS)
- Resistor programmable gain adjustment from 0dB to 15.5dB
- 1.7 LSB RMS Noise @ 2.3MPPS
- Low-Profile 44 Pin SMT Quad Pak or 40 Pin TDIP
- Analog front end programmable bandwidth
- Extended temperature range -40°C to +100°C
- Low power, 645mW
- Low cost, functionally complete


PRODUCT OVERVIEW

The ADCDS-1603 is an application-specific CCD image converter designed for electronic-imaging applications that employ CCD's (charge coupled devices) as their photodetector. The ADCDS-1603 incorporates a "user configurable" input amplifier, a CDS (correlated double sampler) and a 16-bit resolution sampling A/D converter in a single package, providing the user with a complete, high performance, low-cost, low-power, integrated solution.

The key to the ADCDS-1603's performance is a unique, high-speed, high-accuracy CDS circuit, which eliminates the effects of residual charge, charge injection and "kT/C" noise on the CCD's

output floating capacitor, producing a pixel data output signal. The ADCDS-1603 digitizes this resultant pixel data signal using a high-speed, low-noise sampling A/D converter.

The ADCDS-1603 requires only the rising edge of start convert pulse to initiate its conversion process and a Reference Hold command to acquire and hold the CCD reference level output. Additional features of the ADCDS-1603 include gain adjust, offset adjust, precision +2.048V reference, and a programmable analog bandwidth function. OVDD selectable 2.5V to 3.3V supply voltage offered in Quad Pak version.



e-mail: help@datel.com





ABSOLUTE MAXIMUM RATINGS

Parameters	Min.	Тур.	Max.	Units
-5V Supply	-6.5	_	+0.3	Volts
+5V Supply	-0.3	-	+6.5	Volts
OVDD	-0.3	_	+3.8	Volts
Digital Input	-0.3	-	Vdd+0.3V	Volts
Analog Input	-6	ì	+6	Volts
Lead Temperature	-	-	300	°C

FUNCTIONAL SPECIFICATIONS

The following specifications apply over the operating temperature range, under the following conditions: +5VA = +5V, OVDD = 3.3V, -5VA = -5V, sample rate = 2.3MHz.

Analog Input	Min.	Тур.	Max.	Units
Input Voltage Range (Reference Signal - Pixel data Signal) Gain of 5.99 (INV-IN to GND) Gain of 1 (INV-IN Open)	_ _	_ _	0.342 2.048	V p-p V p-p
Input Resistance	-	5000	_	Ohms
Input Capacitance	-	22	_	pF
Digital Inputs				
Logic Levels Logic 1 A0, A1 Logic 0 A0, A1 Logic 1 (REF HLD, START CON) Logic 0 (REF HLD, START CON) Logic Loading Logic 1 Logic 0	4.5 - +2.4 - -	- - - -	+Vdd 0.4 - +0.8 +10 -10	Volts Volts Volts Volts uA uA
Digital Outputs				
Logic Levels Logic 1 (0.5mA) Logic 0 (0.5mA) Logic Levels	2.8	3.0	3.3 +0.4	Volts Volts
Logic 1 (0.5mA) Logic 0 (0.5mA)	4.5 -	5.0 -	+0.4	Volts Volts
Linearity				
Differential Nonlinearity (Histogram, 98kHz) +25°C 0 to 70°C -40 to +100°C	-0.90 -0.90 -0.98	±0.5 ±0.5 ±0.6	+1.2 +1.2 +2	LSB LSB LSB
Integral Nonlinearity +25°C 0 to 70°C -40 to +100°C	- - -	±1 ±1 ±2	- - -	LSB LSB LSB
Guaranteed No Missing Codes 0 to 70°C -40 to +100°C	16 16	- -	- -	LSB LSB
Offset/Gain	Min.	Тур.	Max.	Units
Offset Error Gain = 1 +25°C 0 to 70°C -40 to +100°C	- - -	0.5 0.5 0.5	1 1 1.5	%FSR %FSR %FSR

DC Noise Gain = 1 (INV-IN = NC) ⊕ Start Convert Rate 2.3 MHz	Noise	A1	A0	Min.	Tun	Mov	Units
Start Convert Rate 2.3 MHz			AU	IVIIII.	Тур.	Max.	UIIIIS
2.3 MHz 1.8 MHz 1.0 HI 1.0 HI 1.5 LSB RMS uV RMS 1.0 MHz 1.0 MHz 1.0 MHz HI 1.0 L0 1.3 LSB RMS uV RMS 800 kHz HI HI HI 1.3 LSB RMS uV RMS 800 kHz HI HI HI 1.3 LSB RMS uV RMS 1.3 HSB RMS uV RMS DC Noise Gain = 5.99 (INV-IN = GND) ⊕ Start Convert Rate 2.3 MHz L0 HI L0 HI L0 2.5 LSB RMS uV RMS 1.8 MHz 1.0 HI L0 1.6 LSB RMS uV RMS 1.0 MHz HI HI L0 1.6 LSB RMS uV RMS 800 kHz HI HI HI 1.6 LSB RMS uV RMS 6ain Error Gain = 1 +25°C 0 to 70°C − ±0.5 ±1 %FSR −40 to +100°C − ±0.5 ±1.5 %FSR HT Input Common Mode Voltage Output Voltage Swing 13.5 − − − 2.5 Volts Input Common Mode Voltage Output Voltage Swing -2.5 − 2.5 Volts Reference +25°C 0 to +70°C −2.038 2.048 2.058 Volts Volts Reference Current - 0.2 mA Signal Timing ② Conversion Rate (−40 to 100°C) 0.001 − 2.3 MHz Conversion Rate (−40 to 100°C) 0.001 − 2.3 MHz Conversion Rate (−40 to 100°C) 0.001 − 2.3 MHz Conversion Rate (−40 to 100°C) 0.001 − 2.3 MHz Conversion Time	` ')					
1.8 MHz		L0	LO		1.7		LSB RMS
1.0 MHz HI LO 1.3 LSB RMS uV RMS 800 kHz HI HI HI 1.3 LSB RMS uV RMS DC Noise Gain = 5.99 (INV-IN = GND) ⊕ Start Convert Rate 2.3 MHz LO LO LO 2.5 LSB RMS uV RMS 1.8 MHz LO HI 2.0 LSB RMS uV RMS 1.0 MHz HI LO 1.6 LSB RMS uV RMS 800 kHz HI HI LO 1.6 LSB RMS uV RMS 800 kHz HI HI 1.6 LSB RMS uV RMS 800 kHz HI HI 1.6 LSB RMS uV RMS Gain Error Gain = 1 +25°C					53		uV RMS
1.0 MHz HI LO 1.3 LSB RMS uV RMS 800 kHz HI HI HI 1.3 LSB RMS uV RMS DC Noise Gain = 5.99 (INV-IN = GND) ⊕ Start Convert Rate 2.3 MHz LO LO LO 2.5 LSB RMS uV RMS 1.8 MHz LO HI 2.0 LSB RMS uV RMS 1.0 MHz HI LO 1.6 LSB RMS uV RMS 800 kHz HI HI LO 1.6 LSB RMS uV RMS 800 kHz HI HI 1.6 LSB RMS uV RMS 800 kHz HI HI 1.6 LSB RMS uV RMS Gain Error Gain = 1 +25°C	1 8 MHz	LO	Н		1.5		LSB RMS
800 kHz	1.0 14112		""				_
800 kHz	1 O MILE		10		1 2		I CD DMC
DC Noise Gain = 5.99 (INV-IN = GND)	1.U MHZ	"	LU				_
DC Noise Gain = 5.99 (INV-IN = GND)			l				
DC Noise Gain = 5.99 (INV-IN = GND) ⊕ Start Convert Rate LO LO 2.5 last Sam Suv RMS 1.8 MHz LO HI 2.0 last Sam Suv RMS 1.0 MHz HI LO 1.6 last Sam Suv RMS 800 kHz HI HI HI 1.6 last Sam Suv RMS 800 kHz HI HI HI 1.6 last Sam Suv RMS 800 kHz HI HI HI 1.6 last Sam Suv RMS 8.5 LSB RMS last Sam Suv RMS LSB RMS last Sam Suv RMS 9 to 70°C last Sam Sam Suv RMS 1.5 last Sam Sam Suv RMS HI	800 kHz	HI	HI		1		
Start Convert Rate 2.3 MHz	DC Noice Coin — 5 00 (INIV INI — CND) (0					av mino
1.8 MHz 1.8 MHz 1.8 MHz 1.0 MHz 1.	, , ,	ע					
1.8 MHz 1.0 MHz 1.0 MHz HI L0 1.6 LSB RMS uV RMS 8.5 UV RMS 800 kHz HI HI HI 1.6 LSB RMS uV RMS 6ain Error Gain = 1 +25°C 0 to 70°C -40 to +100°C -40 to +100°C Bandwidth Min. Input Amplifier −3db BW ⑤ Input Common Mode Voltage Output Voltage Swing 13.5 -2.5 -3.5 Output Voltage Swing Reference +25°C 2.038 2.048 2.058 Volts Volts Volts 0 to +70°C -40 to +100°C 2.028 2.048 2.058 Volts Volts Reference Current - 0.2 MHz Signal Timing ② Conversion Rate (−40 to 100°C) 0.001 − 2.3③ MHz Conversion Time	2.3 MHz	L0	L0				
1.0 MHz 1.0 MHz HI LO 1.6 8.5 LSB RMS uV RMS 800 kHz HI HI HI 1.6 8.5 LSB RMS uV RMS Gain Error Gain = 1 +25°C 0 to 70°C					13		UV KIVIS
1.0 MHz	1.8 MHz	L0	HI		2.0		
## Bandwidth ## B					10.8		uV RMS
800 kHz HI HI HI	1.0 MHz	HI	LO		1.6		LSB RMS
Gain Error Gain = 1 +25°C 0 to 70°C -40 to +100°C Bandwidth Min. Typ. Max. Units Input Amplifier −3db BW ⑤ 13.5 -3.5 0utput Voltage Swing Cutput Voltage Swing P25°C 2.038 2.048 2.058 Volts Volts Volts Volts Volts Volts Volts Conversion Rate (−40 to 100°C) 0.001 -2.3° MHz Nores Min. Amplifier Bandwidth Min. Typ. Max. Units MHz Volts Volts Volts Volts Volts Volts Volts Volts Volts Amplifier Bandwidth Bandw					8.5		uV RMS
Gain Error Gain = 1 +25°C 0 to 70°C -40 to +100°C Bandwidth Min. Typ. Max. Units Input Amplifier −3db BW ⑤ 13.5 -3.5 0utput Voltage Swing Cutput Voltage Swing P25°C 2.038 2.048 2.058 Volts Volts Volts Volts Volts Volts Volts Conversion Rate (−40 to 100°C) 0.001 -2.3° MHz Nores Min. Amplifier Bandwidth Min. Typ. Max. Units MHz Volts Volts Volts Volts Volts Volts Volts Volts Volts Amplifier Bandwidth Bandw	800 kHz	н	н		1.6		LSR RMS
+25°C	000 KHZ	'''	'''				
0 to 70°C −40 to +100°C − − ±0.5 ±0.5 ±1 ±1.5 %FSR %FSR Bandwidth Min. Typ. Max. Units Input Amplifier −3db BW ⑤ Input Common Mode Voltage Output Voltage Swing 13.5 −3.5 −2.5 − −2.5 − −2.5 − −2.5 − −2.5 Volts Reference +25°C 2.038 2.048 2.058 Volts 0 to +70°C 2.038 2.048 2.058 Volts -40 to +100°C 2.028 2.048 2.068 Volts Reference Current − 0.2 mA Signal Timing ② Conversion Rate (-40 to 100°C) 0.001 − 2.3③ MHz Conversion Time 434 − − nSec	Gain Error Gain = 1		[•	•
−40 to +100°C − ±0.5 ±1.5 %FSR Bandwidth Min. Typ. Max. Units Input Amplifier −3db BW ⑤ 13.5 − − MHz Input Common Mode Voltage Output Voltage Swing −3.5 − 3.5 Volts Output Voltage Swing −2.5 − 2.5 Volts Reference +25°C 2.038 2.048 2.058 Volts 0 to +70°C 2.038 2.048 2.058 Volts -40 to +100°C 2.028 2.048 2.068 Volts Reference Current − 0.2 mA Signal Timing ② Conversion Rate (-40 to 100°C) 0.001 − 2.3③ MHz Conversion Time 434 − − nSec		_					
Bandwidth Min. Typ. Max. Units Input Amplifier −3db BW ⑤ 13.5 − − MHz Input Common Mode Voltage −3.5 − 3.5 Volts Output Voltage Swing −2.5 − 2.5 Volts Reference +25°C 2.038 2.048 2.058 Volts 0 to +70°C 2.038 2.048 2.058 Volts -40 to +100°C 2.028 2.048 2.068 Volts Reference Current − 0.2 mA Signal Timing ② Conversion Rate (-40 to 100°C) 0.001 − 2.3③ MHz Conversion Time 434 − − nSec		_					
Input Amplifier		Min.					
Input Common Mode Voltage Output Voltage Swing		13.5			_		MHz
Reference +25°C 2.038 2.048 2.058 Volts 0 to +70°C 2.038 2.048 2.058 Volts -40 to +100°C 2.028 2.048 2.068 Volts Reference Current − 0.2 mA Signal Timing ② Conversion Rate (-40 to 100°C) 0.001 − 2.3 [©] MHz Conversion Time 434 − − nSec			_	;	3.5		
+25°C 2.038 2.048 2.058 Volts 0 to +70°C 2.038 2.048 2.058 Volts -40 to +100°C 2.028 2.048 2.068 Volts Reference Current − 0.2 mA Signal Timing ② Conversion Rate (-40 to 100°C) 0.001 − 2.3③ MHz Conversion Time 434 − − nSec	Output Voltage Swing	-2.5	_		2.5	,	Volts
0 to +70°C 2.038 2.048 2.058 Volts -40 to +100°C 2.028 2.048 2.068 Volts Reference Current − 0.2 mA Signal Timing ② Conversion Rate (−40 to 100°C) 0.001 − 2.3 ^③ MHz Conversion Time 434 − − nSec	Reference						
-40 to +100°C 2.028 2.048 2.068 Volts Reference Current − 0.2 mA Signal Timing ② Conversion Rate (-40 to 100°C) 0.001 − 2.3 ^③ MHz Conversion Time 434 − − nSec	+25°C	2.038	2.048 2		.058	,	Volts
Reference Current − 0.2 mA Signal Timing ② Conversion Rate (−40 to 100°C) 0.001 − 2.3③ MHz Conversion Time 434 − − nSec	0 to +70°C	2.038	2.048	2	.058	,	Volts
Signal Timing ② Conversion Rate (−40 to 100°C) 0.001 − 2.3 ^③ MHz Conversion Time 434 − − nSec	-40 to +100°C	2.028	2.048	2.048 2.068		Volts	
Conversion Rate (-40 to 100°C) 0.001 - 2.3® MHz Conversion Time 434 - - nSec	Reference Current	-			0.2		mA
Conversion Time 434 - - nSec	Signal Timing ②						
	Conversion Rate (-40 to 100°C)	0.001	_	2	3 ^③	MHz	
Start Convert Pulse Width 20 50 140 nSec	Conversion Time	434	_		-		nSec
	Start Convert Pulse Width	20	50		140		nSec



Power Requirements	Min.	Тур.	Max.	Units	
Power Supply Range					
+5V A Supply	+4.75	+5.0	+5.25	Volts	
–5V Supply	-4.75	-5.0	-5.25	Volts	
+5V D Supply 4	-4.75	+5.0	+5.25	Volts	
OVDD Supply ④	2.3	3.3	3.6	Volts	
Power Supply Currents					
+5V Supply	-	+78	+83	mA	
–5V Supply	_	-47	-52	mA	
OVDD Supply		+10	+12	mA	
Power Dissipation	-	645	680	mW	
Power Supply Rejection					
(5%) @25°C	_	±0.01	±0.03	%FSR/%V	
Environmental					
Operating Temperature Range					
ADCDS-1603	0	_	+70	°C	
ADCDS-1603EX	-40	-	+100	°C	
Storage Temperature	-65	-	+150	°C	
Package Type	40-	Pin, TDIP, 2.	24"×1.27"	FR4 PCB TDIP	
	44-Pin Quad Pak 0.99"x 0.99"×0.29				
	LCP Package, FR4 PCB				
Weight		1	8.1 Grams		
Pin Type	.025 diameter Au Plate, Copper Quad Pak				
Cover (TDIP Package)	Tin Plate Steel				

- ① See Table 3.
- ② See Timing Specs, Table 2.
- ③ See Technical Note: Optimal Performance.
- 4 +5VD TDIP version, OVDD Quad Pak version. CMOS Output Loading
- ⑤ A0, A1 = L0

TECHNICAL NOTES

1. Obtaining fully specified performance from the ADCDS-1603 requires careful attention to pc-board layout and power supply decoupling. The device's analog and digital grounds are connected to each other internally. Depending on the level of digital switching noise in the overall CCD system, the performance of the ADCDS-1603 may be improved by connecting all ground pins to a large analog ground plane beneath the package.




Figure 2a. Direct Mode




Figure 2b. Direct Mode

- 2. Bypass all power supplies to ground with a 4.7µf ceramic capacitor in parallel with a 0.1µf ceramic capacitor. Locate the capacitors as close to the package as possible.
- 3. Offset adjustment resistor (Figure 3), Rext (Figure 2b, 2c, & 2f). and Rext₁ & Rext₂ (Figure 2d) should be placed as close to the ADCDS-1603 as possible.
- 4. A0 and A1 (INV-IN = NC) should be bypassed with $0.1\mu f$ capacitors to ground to reduce susceptibility to noise.

ADCDS-1603 MODES OF OPERATION

The input amplifier stage of the ADCDS-1603 provides the designer with a tremendous amount of flexibility. The architecture of the ADCDS-1603 allows its input-amplifier to be configured in any of the following configurations:

- Direct Mode (AC coupled)
- Non-Inverting Mode
- Inverting Mode

When applying inputs that are less than 2.048Vp-p, a coarse gain adjustment (applying an external resistor to Inverting Input) must be performed to ensure that the full scale pixel data input signal (saturated signal) produces 2.048Vp-p signal at the input-amplifier's output (Vout) (See figure 2b & 2C).

In all three modes of operation, the pixel data portion of the signal at the CDS input (i.e. input-amplifier's Vout) must be more negative than its associated reference level and Vout should not exceed 2.048Vdc.

The ADCDS-1603 achieves its specified accuracies without the need for external calibration. If required, the device's small initial offset error can be reduced to zero using the OFFSET ADJUST feature (See figure 3). For fine gain adjustment model, contact the factory.

DIRECT MODE (AC COUPLED)

This is the most common input configuration as it allows the ADCDS-1603 to interface directly to the output of the CCD with a minimum amount of analog "front-end" circuitry. This mode of operation is used with full-scale pixel data input signals from 0.342Vp-p to 2.048Vp-p.

Figure 2a, describes the configuration for applications using a pixel data input signal with a maximum amplitude of 0.342Vp-p. In this case the input amplifier is configured for the maximum gain of 5.99 (Vout = 1+(499/100)). All input resistors having a 0.1% tolerance.

Figure 2b. describes the configuration for applications using a pixel data input signal with an amplitude greater than 0.342Vp-p and less than 2.048Vp-p. Using a single external series resistor, the coarse gain of the ADCDS-1603 can be set. The coarse gain of the input amplifier can be determined fron the following equation: $V_{OUT} = 2.048 \text{Vp-p} = V_{IN}^*$ (1+(499/(100+Rext))) (all internal resistors having a 0.1% tolerance).




Figure 2c. Non-inverting Mode







Non-Inverting Mode

The non-inverting mode of the ADCDS-1603 allows the designer to either attenuate or add non-inverting gain to the pixel data input signal. This configuration also allows bypassing the ADCDS-1603's internal coupling capacitor, allowing the user to provide an external capacitor of appropriate value.

Figure 2c. describes the typical configuration for applications using pixel data input signals with amplitudes greater than 0.342Vp-p and less than 2.048Vp-p. Using a single external series resistor, the coarse gain of the ADCDS-1603 can be set. The coarse gain of the circuit can be determined from the following equation:

 $V_{\text{OUT}} = 2.048 \text{Vp-p} = V_{\text{IN}} (1 + (499/(100 + \text{Rext}))),$ with all internal resistors having a 0.1% tolerance.

Figure 2d. describes the typical configuration for applications using a pixel data input signal whose amplitude is greater than 2.048Vp-p. Using a single external series resistor (Rext 1) in conjunction with the internal 5K (1%) resistor to ground, an attenuation of the input signal can be achieved. The coarse gain of this circuit can be determined from the following equation:

 $V_{OUT} = 2.048Vp-p = [V_{IN}*(5000/(Rext1+5000))]^* [1+(499/(100+Rext2))],$ with all internal resistors having a 0.1% tolerance.

Inverting Mode

The inverting mode of operation can be used in applications where the analog input to the ADCDS-1603 has a pixel data input signal whose amplitude is more positive than its associated reference level. The ADCDS-1603's correlated double sampler (i.e. input amplifier's Vout) requires that the pixel data signal's amplitude be more negative than its reference level at all times (see timing diagram for details). Using the




Figure 2d. Non-inverting Mode




Figure 2e. Inverting Mode

ADCDS-1603 in the inverting mode allows the designer to perform an additional signal inversion to correct for any analog "front end" preprocessing that may have occurred prior to the ADCDS-1603.

Figure 2e. describes the typical configuration for applications using a pixel data input signal with a maximum amplitude of 0.342Vp-p. The coarse gain of this circuit can be determined from the following equation:

 $V_{OUT} = 2.048 Vp-p = -V_{IN}*(499/100),$ with all internal resistors having a 0.1% tolerance.

Figure 2f. describes the typical configuration used in applications needing to invert pixel data input signals whose amplitude is greater than 0.342Vp-p. Using a single external series resistor, the initial gain of the ADCDS-1603 can be set. The coarse gain of this circuit can be determined from the following equation:

 $V_{OUT} = 2.048 Vp-p = -V_{IN}^* (499/100 + Rext),$ with all internal resistors having a 0.1% tolerance.

Offset Adjustment

Manual offset adjustment for the ADCDS-1603 can be accomplished using the adjustment circuit shown in Figure 3. A software controlled D/A converter can be substituted for the $20K\Omega$ potentiometer. The offset adjustment feature allows the user to adjust the Offset/Dark Current level of the ADCDS-1603 until the output bits are 0000 0000 0000 0000 and the LSB flickers between 0 and 1. The ADCDS-1603's offset adjustment is dependent on the value of the external series resistor used in the offset adjust circuit (Figure 3) and the gain of the input-amplifier.

It should be noted that with increasing amounts of offset adjustment (smaller values of external series resistors), the ADCDS-1603 becomes more susceptible to power supply noise or voltage variations seen at the wiper of the offset potentiometer.




Figure 2f. Inverting Mode




Figure 3. Offset Adjustment Circuit





Fine Gain Adjustment

For fine gain adjustment model, contact the factory.

Output Coding

The ADCDS-1603's output coding is Straight Binary as indicated in Table 1. The table shows the relationship between the output data coding and the difference between the reference signal voltage and its corresponding pixel data signal voltage. Digital circuitry supply uses +5VD for TDIP package version, and OVDD for Quad Pak version. OVDD is a user selectable supply range.

Table 1. Output Coding

Reference – Pixel Data (V)	Scale	Digital Output
>+2.048	>Full Scale	1111 1111 1111 1111
2.048	Full Scale -1LSB	1111 1111 1111 1110
1.536	3/4FS	1111 0000 0000 0000
1.024	1/2FS	1000 0000 0000 0000
0.512	1/4FS	0100 0000 0000 0000
0.256	1/8FS	0010 1000 0000 0000
0.00003125	1LSB	0000 0000 0000 0001
0	0	0000 0000 0000 0000
<0	<0	0000 0000 0000 0000

① Resultant signal from internal CDS (Input to A/D). Assumes Input Amplifier gain set properly. See "Modes of Operation" section.

Optimal Performance

Disturbances to the system while the A/D is undergoing a conversion can result in degradation of performance. It is therefore recommended that both digital and analog signals (including the Reference/Pixel data inputs to the ADCDS) not be allowed to switch during a time window of 150ns to 300ns following the rising edge of the Start Convert command when operating in the 0°C to 70°C temperature range, and from 140ns to 320ns for the extended temperature range. See timing Figure 7 "A/D Critical Conversion Window."

The max conversion rate of 2.3MHz for the ADCDS-1603 is dictated by the settling time of the input circuitry and the conversion time requirement of the A/D converter. Switching the analog input from Reference to pixel data 300ns after the rising edge of Start Convert allows a sufficient amount of settling time (approx. 130ns) for the pixel data input signal to settle to the 16 bit accuracy. In the unique application where the Reference to Pixel data signal is presented to the ADCDS-1603 prior to the 120ns to 300ns restriction it may be possible to increase the ADCDS-1603 conversion rate up to 3MHz.

Note: At initial power-up, the first 186 conversions should be ignored.




Figure 6A. ADCDS-1603 TDIP Pkg Connection Diagram

② The pixel data portion of the differential signal must be more negative than its associated reference level and Vouτ should not exceed +2.048V DC.








Figure 6B. ADCDS-1603 L Quad Pak Connection Diagram





Programmable Analog Bandwidth Function

When interfacing to CCD arrays with very high-speed "read-out" rates, the ADCDS-1603's input stage must have sufficient analog bandwidth to accurately reproduce the output signals of the CCD array. The amount of analog bandwidth determines how quickly and accurately the "Reference Hold" and the "CDS output" signals will settle ③. If only a single analog bandwidth was offered, the ADCDS-1603's bandwidth would be set to acquire and digitize CCD output signals to 16-bit accuracy, at the maximum conversion rate of 2.3MHz (434ns see Figure 8 for details). Applications not requiring the maximum conversion rate would be forced to use the full analog bandwidth at the possible expense of noise performance.

Table 2. Timing Specification ③

Parameters	Symbol ₃	Min.	Тур.	Max.	Units
2.3 MHz Conversion					
Conversion Time	T1	_	434	3	ns
A0		_	LO	_	
A1		_	L0	_	
Reference Acquisition Time	T2	_	180	_	ns
Pixel Data Settling Time	T3	_	120	134	ns
Start Convert	T4	20	50	140	
1.8 MHz Conversion					
Conversion Time	T1	_	555	_	ns
A0		_	HI	_	
A1		_	L0	_	
Reference Acquisition Time	T2	_	230	_	ns
Pixel Data Settling Time	T3	_	205	-	ns
Start Convert	T4	20	50	140	
1 MHz Conversion					
Conversion Time	T1	_	1000	_	ns
A0		_	L0	_	
A1		_	HI	_	
Reference Acquisition Time	T2	_	370	_	ns
Pixel Data Settling Time	T3	_	520	-	ns
Start Convert	T4	20	50	140	
800 kHz Conversion					
Conversion Time	T1	_	1250	_	ns
A0		_	HI	_	
A1		_	HI	_	
Reference Acquisition Time	T2	_	470	_	ns
Pixel Data Settling Time	T3	_	680	_	ns
Start Convert	T4	20	50	140	

³ See timing figures 7 and 8.

The ADCDS-1603 avoids this situation by offering a fully programmable analog bandwidth function. The ADCDS-1603 allows the user to "bandwidth limit" the input stage in order to realize the highest level of noise performance for the application being considered. Table 2 describes recommendations in selecting the appropriate reference hold (Reference Aquisition Time) and CDS output (Pixel Data Settling Time) needed for a particular application. Each of the selections listed in the Noise section of Functional Specifications have been optimized to provide only enough analog bandwidth to acquire a full scale input step (Vsat), to 16-bit accuracy, in a single conversion. Increasing the analog bandwidth (using a faster settling and acquisition time) would only serve to potentially increase the amount of noise at the ADCDS-1603's output. The ADCDS-1603 uses a two bit digital word to select four different analog bandwidths for the ADCDS-1603's input stage (See Table 2 for details). Functional Specifications show typical RMS noise for given bandwidth and gain settings.







Timing

The ADCDS-1603 requires two independently operated signals to accurately digitize the analog output signal from the CCD array.

- Reference Hold
- Start Convert

The "Reference Hold" signal controls the operation of the internal correlated double sampler (CDS) circuit. A logic "1" capture the value of the CCD's reference signal. The Reference Hold Signal allows the user to control the exact moment when the internal CDS is placed into the "hold" mode. For optimal performance the internal CDS should be placed into the "hold" mode once the reference signal has fully settled from all switching transients to the desired accuracy (t₂).

Once the reference signal has been "held" and the pixel data portion of the CCD's analog output signal appears at the ADCDS-1603's input, the internal correlated double sampler produces a "CDS Output" signal (see Figure 8.) which is the difference between the "held" reference level and its associated pixel data level (Reference-Pixel Data). When the "CDS Output" signal has settled to the desired accuracy (t₃), the A/D conversion process can be initiated with the rising edge of the Start Convert signal.

Once the A/D conversion has been initiated, the Reference Hold can be placed back into the "Acquisition" mode in order to begin aquiring the next reference level. For optimal performance the ADCDS-1603's should be placed back into the "Aquisition" mode (Reference Hold to logic "0") during the CCD's "Reference Quiet Time" ("Reference Quiet Time" is defined as the period when the CCD's reference signal has settled from all switching transients to the desired accuracy (see Figure 7.) Placing the sample-hold back into the "aquisition" mode during the "Reference Quiet Time" prevents the ADCDS-1603's internal amplifiers from unnecessarily tracking (reproducing) the reset feedthrough glitch that occurs during the CCD's reset to reference transition.

Disturbances to the system while the A/D is undergoing a conversion can result in degradation of performance. It is therefore recommended that both digital and analog signals (including the Reference/Pixel data inputs to the ADCDS) not be allowed to switch during a time window of 150ns to 300ns following the rising edge of the Start Convert command when operating in the 0°C to 70°C temperature range, and from 140ns to 320ns for the extended temperature range. See timing Figure 7 "A/D Critical Conversion Window."

Note: At initial power-up, the first 186 conversions should be ignored.





Figure 7. Reference Hold Timing





^{*} Output Data guaranteed to be valid a minimum of 20ns after falling edge of DATA VALID.

Figure 8. ADCDS-1603 Timing Diagram





Figure 9. ADCDS-1603 Differential Nonlinearity, LSBs


DATEL is a registered trademark of Murata Power Solutions • 11 Cabot Boulevard, Mansfield, MA 02048-1151 USA • Tel: (508) 339-3000 • www.datel.com • e-mail: help@datel.com

⁺⁺ CDS Output captured by S/H at rising edge of Start Convert.





ADCDS-1603 Grounded Input Histogram - 2.3 MHz Rate





ADCDS-1603 Grounded Input Histogram - 1.8 MHz Rate















ADCDS-1603 Grounded Input Histogram - 1.0 MHz Rate





ADCDS-1603 Grounded Input Histogram - 800 MHz Rate











MECHANICAL DIMENSIONS inches (mm)





Quad Pak

ORDERING INFORMATION							
MODEL NUMBER	OPERATING TEMP. RANGE	PACKAGE	ROHS	ACCESSORIES			
ADCDS-1603	0 to +70°C	TDIP	No	ADCDS-B1801L-C / ADCDS-B1603L-C EVAL BD.	Evaluation Board (without ADCDS-1603)		
ADCDS-1603EX	-40 to +100°C	TDIP	No				
ADCDS-1603-C	0 to +70°C	TDIP	Yes				
ADCDS-1603EX-C	-40 to +100°C	TDIP	Yes				
ADCDS-1603LC-C	0 to +70°C	Quad Pak	Yes				
ADCDS-1603LEX-C	-40 to +100°C	Quad Pak	Yes				









INPUT/OUTPUT CONNECTIONS— ADCDS-1603 TDIP Package

PIN	FUNCTION	PIN	FUNCTION
1	NO CONNECTION	40	NO CONNECTION
2	OFFSET ADJUST	39	NO CONNECTION
3	DIRECT INPUT	38	-5VA
4	INVERTING INPUT	37	ANALOG GROUND
5	NON-INVERTING INPUT	36	+5VA
6	+2.048V REF. OUTPUT	35	ANALOG GROUND
7	ANALOG GROUND	34	+5VD
8	BIT 16 (LSB)	33	DIGITAL GROUND
9	BIT 15	32	DIGITAL GROUND
10	BIT 14	31	A1
11	BIT 13	30	AØ
12	BIT 12	29	NO CONNECTION
13	BIT 11	28	NO CONNECTION
14	BIT 10	27	DATA VALID
15	BIT 9	26	REFERENCE HOLD
16	BIT 8	25	START CONVERT
17	BIT 7	24	NO CONNECTION
18	BIT 6	23	BIT 1 (MSB)
19	BIT 5	22	BIT 2
20	BIT 4	21	BIT 2

INPUT/OUTPUT CONNECTIONS—ADCDS-1603LEX-C 44-Pin Quad Pak



RECOMMENDED FOOTPRINT—ADCDS-1603LEX-C 44-Pin Quad Pak



DATEL is a registered trademark of Murata Power Solutions • 11 Cabot Boulevard, Mansfield, MA 02048-1151 USA • Tel: (508) 339-3000 • www.datel.com • e-mail: help@datel.com









EVALUATION BOARD

ASSEMBLY





TOP VIEW

BOTTOM VIEW

BOM

Rev.	Title	QPA	Ref Des
1	ADCDS-B1801L-C/ADCDS-B1603L-C EVAL BD ASSY DWG		
1	ADCDS-B1801L-C/ADCDS-B1603L-C EVAL BD SCH DWG		
1	PCB ADCDS-B1801L-C/ADCDS-B1603L-C EVALUATION BOARD	1	
N/A	IC LIN TO220 NEG VOLT REG 15V 7905C	1	U3
N/A	IC ANA SMT VREG ADJ SINGLE 317 19.1V 4% DPAK INDUSTRIAL 125C	1	U4
N/A	CAP SMT NON POL CERAMIC X7R 0.1UF 50V 10% 0603 STANDARD	9	C1, C2, C3, C4, C5, C6, C21, C22, C23
N/A	CAP SMT NON POL CERAMIC X7R 2.2UF 25V 10% 0805 STANDARD	11	C10, C11, C12, C13, C14, C15, C16, C17, C18, C19, C20
N/A	RES SMT FXD THICK FILM STANDARD 402R 1% 0603 100MW	1	R3
N/A	RES SMT FXD THICK FILM STANDARD 5.11K 1% 0603 100MW	1	R1
N/A	RES SMT FXD THIN FILM STANDARD 249R 0.5% 0603 100MW	1	R2
N/A	CON OTHER JUMPER 0.1IN 3A	6	J3, J4, J5, J6, J7, J8
N/A	CON PTH CONTACT PIN PRESSFIT 3A 0.04IN	18	USE W/J3, J4, J5, J6, J7, J8
N/A	CON PTH COAX BNC PCB RECEPT ODEG	3	
N/A	ENGLISH STANDOFF HEX ALUMINIUM 4-40 0.5IN	4	
N/A	SCREW MACHINE CARB STEEL PAN HD PHILLIPS #4-40 X .250 LONG	4	



EVALUATION BOARD SCHEMATIC REF HOLD 44_QPAK ٥ 2.048V REF 0.05 - 0.05 - 0.05 C13 10224 2554 2554 0805 C10 2.2 ur 2.5 v 2.5 v 2.5 v 8-zr 12-zr ≥ ₹(VIDEO 1 15-4 -⊳

DATEL is a registered trademark of Murata Power Solutions, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1151 USA ITAR and ISO 9001/14001 REGISTERED

12-21 12-2

Murata Power Solutions, Inc. makes no representation that the use of its products in the circuits described herein, or the use of other technical information contained herein, will not infringe upon existing or future patent rights. The descriptions contained herein do not imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications are subject to change without notice.

© 2013 Murata Power Solutions, Inc.

www.datel.com • e-mail: help@datel.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Murata:

ADCDS-1603EX-C