

# Fault Protection and Detection, $10~\Omega~R_{\text{ON}}$ , Dual SPDT Switch

Data Sheet ADG5436F

#### **FEATURES**

Overvoltage protection up to -55 V and +55 V
Power-off protection up to -55 V and +55 V
Overvoltage detection on source pins
Interrupt flags indicate fault status
Low on resistance: 10 Ω (typical)
On-resistance flatness of 0.5 Ω (maximum)
6 kV human body model (HBM) ESD rating
Latch-up immune under any circumstance
Known state without digital inputs present
V<sub>SS</sub> to V<sub>DD</sub> analog signal range
±5 V to ±22 V dual supply operation
8 V to 44 V single-supply operation
Fully specified at ±15 V, ±20 V, +12 V, and +36 V

#### **APPLICATIONS**

Analog input/output modules
Process control/distributed control systems
Data acquisition
Instrumentation
Avionics
Automatic test equipment
Communication systems
Relay replacement

#### **GENERAL DESCRIPTION**

The ADG5436F is an analog multiplexer, containing two independently selectable single-pole, double-throw (SPDT) switches. An EN input is used to disable all the switches. For use in multiplexer applications, both switches exhibit break-before-make switching action.

Each channel conducts equally well in both directions when on, and each switch has an input signal range that extends to the supplies. The digital inputs are compatible with 3 V logic inputs over the full operating supply range.

When no power supplies are present, the switch remains in the off condition, and the channel inputs are high impedance. Under normal operating conditions, if the analog input signal level on any Sxx pin exceeds  $V_{\rm DD}$  or  $V_{\rm SS}$  by a threshold voltage,  $V_{\rm T}$ , the channel turns off and that Sxx pin becomes high impedance. If the channel is on, the drain pin reacts according to the drain response (DR) input pin. If the DR pin is left floating or pulled high, the drain remains high impedance and floats. If the DR pin is pulled low, the drain pulls to the exceeded rail. Input signal levels of up to +55 V or -55 V relative to ground are blocked, in both the powered and unpowered conditions. The low on

#### Rev. B Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infiringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

#### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

resistance of the ADG5436F, combined with the on-resistance flatness over a significant portion of the signal range, makes it an ideal solution for data acquisition and gain switching applications where excellent linearity and low distortion are critical.

Note that, throughout this data sheet, the dual function pin names are referenced only by the relevant function where applicable. See the Pin Configurations and Function Descriptions section for full pin names and function descriptions.

#### **PRODUCT HIGHLIGHTS**

- 1. Source pins are protected against voltages greater than the supply rails, up to -55 V and +55 V.
- Source pins are protected against voltages between −55 V and +55 V in an unpowered state.
- 3. Overvoltage detection with digital output indicates the operating state of the switches.
- 4. Trench isolation guards against latch-up.
- 5. Optimized for low on resistance and on-resistance flatness.
- 6. The ADG5436F operates from a dual supply of ±5 V up to ±22 V, or a single power supply of 8 V up to 44 V.

# **ADG5436F\* Product Page Quick Links**

Last Content Update: 11/01/2016

# Comparable Parts

View a parametric search of comparable parts

### Evaluation Kits <a> □</a>

• ADG5436F Evaluation Board

# Documentation <a>□</a>

#### **Data Sheet**

- ADG5436F: Fault Protection and Detection, 10  $\Omega$  Ron, Dual SPDT Switch Data Sheet

#### **User Guides**

• UG-871: Evaluation Board for the ADG5436F, Overvoltage Protected Dual SPDT Switch

# Design Resources -

- ADG5436F Material Declaration
- PCN-PDN Information
- Quality And Reliability
- · Symbols and Footprints

## Discussions <a>□</a>

View all ADG5436F EngineerZone Discussions

# 

Visit the product page to see pricing options

# Technical Support <a> □</a>

Submit a technical question or find your regional support number

<sup>\*</sup> This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

Data Sheet

# **ADG5436F**

# **TABLE OF CONTENTS**

Features	I
Applications	1
Functional Block Diagram	1
General Description	1
Product Highlights	
Revision History	2
Specifications	
±15 V Dual Supply	
±20 V Dual Supply	
12 V Single Supply	
36 V Single Supply	
Continuous Current per Channel, Sxx or Dx	
Absolute Maximum Ratings	
ESD Caution	
Pin Configurations and Function Descriptions	13
Truth Tables for Switches	14
Typical Performance Characteristics	15
REVISION HISTORY	
1/16—Rev. A to Rev. B	
Changes to Table 1	3
Changes to Table 2	
Changes to Table 3	7
Changes to Table 4	9
Changes to ESD Performance Section	
5/15—Rev. 0 to Rev. A	
Added 16-Lead LFCSP Package	Injugarcal
Changes to Table 1	
Changes to Table 2	
Changes to Table 3	
Changes to Table 4	
Changes to Table 5	
Changes to Table 6	
Added Figure 3; Renumbered Sequentially	
Changes to Table 7	
Added Figure 53	
Updated Outline Dimensions	
Changes to Ordering Guide	
Changes to Clucing Guide	

Test Circuits
Terminology
Theory of Operation
Switch Architecture
Fault Protection
Applications Information
Power Supply Rails
Power Supply Sequencing Protection
Signal Range
Low Impedance Channel Protection
Power Supply Recommendations
High Voltage Surge Suppression
Intelligent Fault Detection
Large Voltage, High Frequency Signals29
Outline Dimensions
Ordering Guide

1/15—Revision 0: Initial Version

# **SPECIFICATIONS**

### ±15 V DUAL SUPPLY

 $V_{\text{DD}}$  = 15 V  $\pm$  10%,  $V_{\text{SS}}$  = –15 V  $\pm$  10%, GND = 0 V,  $C_{\text{DECOUPLING}}$  = 0.1  $\mu F$  , unless otherwise noted.

Table 1.

Parameter	+25°C	−40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = 13.5 \text{ V}, V_{SS} = -13.5 \text{ V}, \text{ see Figure 30}$
Analog Signal Range			$V_{DD}$ to $V_{SS}$	V	
On Resistance, R <sub>ON</sub>	10			Ωtyp	Voltage on the Sxx pins $(V_s) = \pm 10 \text{ V}$ , $I_s = -10 \text{ mA}$
	11.2	14	16.5	Ωmax	
	9.5			Ωtyp	$V_S = \pm 9 \text{ V}, I_S = -10 \text{ mA}$
	10.7	13.5	16	Ω max	
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.15			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
	0.65	0.8	0.95	$\Omega$ max	
	0.15			Ω typ	$V_S = \pm 9 \text{ V}, I_S = -10 \text{ mA}$
	0.6	0.7	0.8	$\Omega$ max	
On-Resistance Flatness, $R_{\text{FLAT(ON)}}$	0.6			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
	0.9	1.1	1.1	$\Omega$ max	
	0.1			Ω typ	$V_S = \pm 9 \text{ V, } I_S = -10 \text{ mA}$
	0.4	0.5	0.5	$\Omega$ max	
Threshold Voltage, $V_T$	0.7			V typ	See Figure 26
LEAKAGE CURRENTS					$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.1			nA typ	$V_S = \pm 10 \text{ V}$ , voltage on the Dx pin ( $V_D$ ) = $\mp 10 \text{ V}$ , see Figure 31
	±1.5	±5.0	±21	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.1			nA typ	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}, \text{ see Figure 31}$
	±1.5	±7.0	±25	nA max	
Channel On Leakage, $I_D$ (On), $I_S$ (On)	±0.5			nA typ	$V_S = V_D = \pm 10 \text{ V}$ , see Figure 32
	±1.5	±5.0	±21	nA max	
FAULT					
Source Leakage Current, Is					
With Overvoltage			±72	μA typ	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}, \text{ GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V},$ see Figure 35
Power Supplies Grounded or Floating			±49	μA typ	$V_{DD} = 0$ V or floating, $V_{SS} = 0$ V or floating, GND = 0 V, EN = 0 V or floating, INx = 0 V or floating, $V_{S} = \pm 55$ V, see Figure 36
Drain Leakage Current, I <sub>D</sub>					DR = floating or >2 V
With Overvoltage	±2.0			nA typ	$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}, \text{GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V}, \text{see}$ Figure 35
	±8.0	±15	±49	nA max	
Power Supplies Grounded	±10			nA typ	$V_{DD} = 0$ V, $V_{SS} = 0$ V, GND = 0 V, INx = 0 V or floating, $V_S = \pm 55$ V, EN = 0 V, see Figure 36
	±30	±50	±100	nA max	
Power Supplies Floating	±10	±10	±10	μA typ	$V_{DD}$ = floating, $V_{SS}$ = floating, GND = 0 V, $V_{S}$ = ±55 V, EN = 0 V, see Figure 36
DIGITAL INPUTS/OUTPUTS					
Input Voltage High, V <sub>INH</sub>			2.0	V min	
Input Voltage Low, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	±0.7		±1.2	μΑ typ μΑ max	$V_{IN} = V_{GND} \text{ or } V_{DD}$
Digital Input Capacitance, C <sub>IN</sub>	6.0			pF typ	
Output Voltage High, V <sub>OH</sub>	2.0			V min	
Output Voltage Low, Vol	0.8		1	V max	

Rev. B | Page 3 of 30

Parameter	+25°C	−40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, trransition	400			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	540	555	570	ns max	$V_S = 10 \text{ V}$ , see Figure 46
ton (EN)	435			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	515	530	550	ns max	$V_S = 10 \text{ V}$ , see Figure 45
t <sub>OFF</sub> (EN)	165			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	210	215	220	ns max	$V_S = 10 \text{ V}$ , see Figure 45
Break-Before-Make Time Delay, t <sub>D</sub>	320			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			190	ns min	$V_S = 10 \text{ V}$ , see Figure 44
Overvoltage Response Time, t <sub>response</sub>	510			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 2 \text{ pF}$ , see Figure 39
	680	725	750	ns max	
Overvoltage Recovery Time, t <sub>RECOVERY</sub>	820			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 2 \text{ pF}$ , see Figure 40
	1100	1150	1200	ns max	
Interrupt Flag Response Time, t <sub>DIGRESP</sub>	85		115	ns typ	C <sub>L</sub> = 12 pF, see Figure 41
Interrupt Flag Recovery Time, t <sub>DIGREC</sub>	60		85	μs typ	$C_L = 12 \text{ pF, see Figure 42}$
	600			ns typ	$C_L = 12 \text{ pF, } R_{PULLUP} = 1 \text{ k}\Omega, \text{ see Figure 43}$
Charge Injection, QINJ	-724			pC typ	$V_S = 0 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ , see Figure 47
Off Isolation	-71			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 33
Channel-to-Channel Crosstalk	-73			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 34
Total Harmonic Distortion Plus Noise, THD + N	0.001			% typ	$R_L = 10 \text{ k}\Omega$ , $V_S = 15 \text{ V p-p}$ , $f = 20 \text{ Hz to } 20 \text{ kHz}$ , see Figure 38
–3 dB Bandwidth	169			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 37
Insertion Loss	-0.8			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 37
Source Capacitance (C <sub>5</sub> ), Off	12			pF typ	$V_S = 0 V, f = 1 MHz$
Drain Capacitance (C <sub>D</sub> ), Off	24			pF typ	$V_S = 0 V, f = 1 MHz$
$C_D$ (On), $C_S$ (On)	37			pF typ	$V_S = 0 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = 16.5 \text{ V}, V_{SS} = -16.5 \text{ V}, \text{ GND} = 0 \text{ V}, \text{ digital inputs} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}$
Normal Mode					
$I_{DD}$	0.9			mA typ	
	1.2		1.3	mA max	
$I_{GND}$	0.4			mA typ	
	0.55		0.6	mA max	
I <sub>SS</sub>	0.5			mA typ	
	0.65		0.7	mA max	
Fault Mode					$V_S = \pm 55 V$
I <sub>DD</sub>	1.2			mA typ	
	1.6		1.8	mA max	
I <sub>GND</sub>	0.8			mA typ	
	1.0		1.1	mA max	
Iss	0.5			mA typ	Digital inputs = 5 V
	1.0		1.8	mA max	$V_{S} = \pm 55 \text{ V}, V_{D} = 0 \text{ V}$
$V_{DD}/V_{SS}$			±5	V min	GND = 0 V
			±22	V max	GND = 0 V

<sup>&</sup>lt;sup>1</sup> Guaranteed by design. Not subject to production test.

### ±20 V DUAL SUPPLY

 $V_{\text{DD}} = 20 \text{ V} \pm 10\%, V_{\text{SS}} = -20 \text{ V} \pm 10\%, GND = 0 \text{ V}, C_{\text{DECOUPLING}} = 0.1 \text{ } \mu\text{F}, unless otherwise noted.}$ 

Table 2.

Parameter	+25°C	−40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = 18 \text{ V}, V_{SS} = -18 \text{ V}, \text{ see Figure 30}$
Analog Signal Range			V <sub>DD</sub> to V <sub>SS</sub>	V	
On Resistance, R <sub>ON</sub>	10			Ωtyp	$V_S = \pm 15 \text{ V}, I_S = -10 \text{ mA}$
	11.5	14.5	16.5	$\Omega$ max	
	9.5			Ωtyp	$V_S = \pm 13.5 \text{ V}, I_S = -10 \text{ mA}$
	11	14	16.5	Ω max	
On-Resistance Match Between Channels, ΔR <sub>ON</sub>	0.15			Ωtyp	$V_S = \pm 15 \text{ V}, I_S = -10 \text{ mA}$
	0.65	0.8	0.95	Ω max	
	0.15			Ωtyp	$V_S = \pm 13.5 \text{ V}, I_S = -10 \text{ mA}$
	0.6	0.7	0.8	Ωmax	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	1.0			Ωtyp	$V_S = \pm 15 \text{ V}, I_S = -10 \text{ mA}$
	1.4	1.5	1.5	Ω max	
	0.1			Ωtyp	$V_S = \pm 13.5 \text{ V, } I_S = -10 \text{ mA}$
	0.4	0.5	0.5	Ω max	
Threshold Voltage, V <sub>T</sub>	0.7			V typ	See Figure 26
LEAKAGE CURRENTS				71	$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V}$
Source Off Leakage, I <sub>s</sub> (Off)	±0.1			nA typ	$V_S = \pm 15 \text{ V, } V_D = \pm 15 \text{ V, see Figure 31}$
g-,,	±1.5	±5.0	±21	nA max	13 = 10 1,15 = 10 1,000 1.5 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0
Drain Off Leakage, I <sub>D</sub> (Off)	±0.1	_3.0		nA typ	$V_S = \pm 15 \text{ V}, V_D = \pm 15 \text{ V}, \text{ see Figure 31}$
Drain on Leanage, in (on)	±1.5	±7.0	±25	nA max	13 113 1, 10 213 1, 3cc 11galc 31
Channel On Leakage, I <sub>D</sub> (On), I <sub>S</sub> (On)	±0.5	±7.0		nA typ	$V_S = V_D = \pm 15 \text{ V}$ , see Figure 32
Charmer on Ecanage, in Conf., is Conf.	±1.5	±5.0	±21	nA max	V <sub>3</sub> = V <sub>D</sub> = ±13 V, see Figure 32
FAULT				TII TITIGA	
Source Leakage Current, I <sub>s</sub>					
With Overvoltage			±84	µА typ	$V_{DD} = +22 \text{ V}, V_{SS} = -22 \text{ V}, \text{ GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V}, \text{ see Figure 35}$
Power Supplies Grounded or Floating  Drain Leakage Current, ID			±49	μA typ	$V_{DD} = 0 \text{ V}$ or floating, $V_{SS} = 0 \text{ V}$ or floating, $GND = 0 \text{ V}$ , $EN = 0 \text{ V}$ or floating, $INx = 0 \text{ V}$ or floating, $V_S = \pm 55 \text{ V}$ , see Figure 36 DR = floating or >2 V
With Overvoltage	±5.0			nA typ	$V_{DD} = +22 \text{ V}, V_{SS} = -22 \text{ V}, \text{ GND} = 0 \text{ V},$
With Overvoltage	±3.0			Пистур	INx = 0 V or floating, $V_s = \pm 55$ V, see Figure 35
	±1.0	±1.0	±1.0	μA max	
Power Supplies Grounded	±10			nA typ	$V_{DD} = 0 \text{ V}, V_{SS} = 0 \text{ V}, \text{GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V}, \text{EN} = 0 \text{ V}, \text{see Figure 36}$
	±30	±50	±100	nA max	
Power Supplies Floating	±10	±10	±10	μA typ	$V_{DD}$ = floating, $V_{SS}$ = floating, GND = 0 V, $V_S$ = ±55 V, EN = 0 V, see Figure 36
DIGITAL INPUTS					
Input Voltage High, V <sub>INH</sub>			2.0	V min	
Input Voltage Low, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.7			μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
			1.2	μA max	
Digital Input Capacitance, C <sub>IN</sub>	6.0			pF typ	
Output Voltage High, V <sub>OH</sub>	2.0			V min	
Output Voltage Low, V <sub>OL</sub>	0.8			V max	

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, ttransition	405			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
	540	555	570	ns max	$V_S = 10 V$ , see Figure 46
ton (EN)	430			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
	535	560	585	ns max	$V_s = 10 V$ , see Figure 45
t <sub>OFF</sub> (EN)	170			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
	205	210	215	ns max	$V_S = 10 V$ , see Figure 45
Break-Before-Make Time Delay, t <sub>D</sub>	330			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
			205	ns min	$V_s = 10 V$ , see Figure 44
Overvoltage Response Time, t <sub>RESPONSE</sub>	430			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 2 \text{ pF}$ , see Figure 39
	560	605	630	ns max	
Overvoltage Recovery Time, trecovery	930			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 2 \text{ pF}$ , see Figure 40
	1300	1500	1700	ns max	
Interrupt Flag Response Time, tDIGRESP	85		115	ns typ	$C_L = 12 \text{ pF, see Figure 41}$
Interrupt Flag Recovery Time, tDIGREC	60		85	μs typ	$C_L = 12$ pF, see Figure 42
	600			ns typ	$C_L = 12 \text{ pF, } R_{PULLUP} = 1 \text{ k}\Omega, \text{ see Figure 43}$
Charge Injection, Q <sub>INJ</sub>	-737			pC typ	$V_S = 0 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ , see Figure 47
Off Isolation	-72			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 33
Channel-to-Channel Crosstalk	-73			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 34
Total Harmonic Distortion Plus Noise, THD + N	0.001			% typ	$R_L = 10 \text{ k}\Omega$ , $V_S = 20 \text{ V p-p}$ , $f = 20 \text{ Hz to}$ 20 kHz, see Figure 38
–3 dB Bandwidth	171			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 37
Insertion Loss	-0.8			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 37
C <sub>s</sub> (Off)	11			pF typ	$V_S = 0 V, f = 1 MHz$
C <sub>D</sub> (Off)	23			pF typ	$V_S = 0 V, f = 1 MHz$
$C_D$ (On), $C_S$ (On)	36			pF typ	$V_S = 0 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V}, \text{ digital inputs} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}$
Normal Mode					
$I_{DD}$	0.9			mA typ	
	1.2		1.3	mA max	
I <sub>GND</sub>	0.4			mA typ	
	0.55		0.6	mA max	
Iss	0.5			mA typ	
	0.65		0.7	mA max	
Fault Mode					$V_S = \pm 55 \text{ V}$
I <sub>DD</sub>	1.2			mA typ	
	1.6		1.8	mA max	
I <sub>GND</sub>	0.8			mA typ	
	1.0		1.1	mA max	
Iss	0.5			mA typ	Digital inputs = 5 V
	1.0		1.8	mA max	$V_S = \pm 55 \text{ V}, V_D = 0 \text{ V}$
$V_{DD}/V_{SS}$			±5	V min	GND = 0 V
			±22	V max	GND = 0 V

<sup>&</sup>lt;sup>1</sup> Guaranteed by design. Not subject to production test.

### **12 V SINGLE SUPPLY**

 $V_{\text{DD}}$  = 12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V,  $C_{\text{DECOUPLING}}$  = 0.1  $\mu F$ , unless otherwise noted.

Table 3.

Parameter	+25°C	−40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}, \text{ see Figure 30}$
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance, R <sub>ON</sub>	22			Ω typ	$V_S = 0 \text{ V to } 10 \text{ V, } I_S = -10 \text{ mA}$
	24.5	31	37	Ω max	
	10			Ω typ	$V_S = 3.5 \text{ V to } 8.5 \text{ V, } I_S = -10 \text{ mA}$
	11.2	14	16.5	Ω max	
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.2			Ω typ	$V_S = 0 \text{ V to } 10 \text{ V, } I_S = -10 \text{ mA}$
	0.65	0.8	0.95	Ω max	
	0.2			Ω typ	$V_S = 3.5 \text{ V to } 8.5 \text{ V, } I_S = -10 \text{ mA}$
	0.65	0.8	0.95	Ω max	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	12.5			Ω typ	$V_S = 0 \text{ V to } 10 \text{ V, } I_S = -10 \text{ mA}$
	14.5	19	23	Ω max	
	0.6			Ω typ	$V_S = 3.5 \text{ V to } 8.5 \text{ V}, I_S = -10 \text{ mA}$
	0.9	1.1	1.3	Ω max	
Threshold Voltage, $V_T$	0.7			V typ	See Figure 26
LEAKAGE CURRENTS					$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, I <sub>s</sub> (Off)	±0.1			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}, \text{ see Figure 31}$
	±1.5	±5.0	±21	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.1			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}, \text{ see Figure 31}$
	±1.5	±7.0	±25	nA max	
Channel On Leakage, I <sub>D</sub> (On), I <sub>S</sub> (On)	±0.5			nA typ	$V_S = V_D = 1 \text{ V}/10 \text{ V}$ , see Figure 32
	±1.5	±5.0	±21	nA max	
FAULT					
Source Leakage Current, Is					
With Overvoltage			±65	μA typ	$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V}, $ $V_{S} = \pm 55 \text{ V}, \text{ see Figure 35}$
Power Supplies Grounded or Floating			±49	µA typ	$V_{DD} = 0$ V or floating, $V_{SS} = 0$ V or floating GND = 0 V, EN = 0 V or floating, $V_S = \pm 55$ V, see Figure 36
Drain Leakage Current, ID					DR = floating or >2 V
With Overvoltage	±2.0			nA typ	$V_{DD} = 13.2 \text{ V, } V_{SS} = 0 \text{ V, } GND = 0 \text{ V,}$ $INx = 0 \text{ V or floating, } V_S = \pm 55 \text{ V,}$ $see \text{ Figure 35}$
	±8.0	±15	±49	nA max	
Power Supplies Grounded	±10			nA typ	$V_{DD} = 0 \text{ V}, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V},$ EN = 0 V, see Figure 36
	±30	±50	±100	nA max	
Power Supplies Floating	±10	±10	±10	µА typ	$V_{DD}$ = floating, $V_{SS}$ = floating, GND = 0 V, $V_{S}$ = ±55 V, EN = 0 V, see Figure 36
DIGITAL INPUTS					
Input Voltage High, V <sub>INH</sub>			2.0	V min	
Input Voltage Low, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.7			μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
			1.2	μA max	
Digital Input Capacitance, C <sub>IN</sub>	6.0			pF typ	
Output Voltage High, V <sub>OH</sub>	2.0			V min	
Output Voltage Low, V <sub>OL</sub>	0.8			V max	

Parameter	+25°C	−40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, transition	400			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	545	560	570	ns max	$V_S = 10 \text{ V}$ , see Figure 46
ton (EN)	435			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	515	530	550	ns max	$V_S = 8 \text{ V}$ , see Figure 45
t <sub>OFF</sub> (EN)	185			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	230	240	250	ns max	$V_s = 8 V$ , see Figure 45
Break-Before-Make Time Delay, t <sub>D</sub>	300			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			180	ns min	$V_s = 8 V$ , see Figure 44
Overvoltage Response Time, t <sub>RESPONSE</sub>	590			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 2 \text{ pF}$ , see Figure 39
	770	830	870	ns max	
Overvoltage Recovery Time, trecovery	680			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 2 \text{ pF}$ , see Figure 40
- ,	850	910	1000	ns max	
Interrupt Flag Response Time, t <sub>DIGRESP</sub>	85		115	ns typ	$C_L = 12 \text{ pF, see Figure 41}$
Interrupt Flag Recovery Time, t <sub>DIGREC</sub>	60		85	μs typ	$C_L = 12 \text{ pF, see Figure 42}$
	600			ns typ	$C_L = 12 \text{ pF, } R_{PULLUP} = 1 \text{ k}\Omega, \text{ see Figure 43}$
Charge Injection, Q <sub>INJ</sub>	-341			pC typ	$V_S = 6 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ , see Figure 47
Off Isolation	-68			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 33
Channel-to-Channel Crosstalk	-70			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 34
Total Harmonic Distortion Plus Noise, THD + N	0.007			% typ	$R_L = 10 \text{ k}\Omega$ , $V_S = 6 \text{ V p-p}$ , $f = 20 \text{ Hz to}$ 20 kHz, see Figure 38
–3 dB Bandwidth	152			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 37
Insertion Loss	-0.8			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 37
C <sub>s</sub> (Off)	14			pF typ	$V_S = 6 V, f = 1 MHz$
$C_D$ (Off)	30			pF typ	$V_S = 6 V, f = 1 MHz$
$C_D$ (On), $C_S$ (On)	41			pF typ	$V_S = 6 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = 13.2 \text{ V}$ , $V_{SS} = 0 \text{ V}$ , digital inputs = $0 \text{ V}$ , $5 \text{ V}$ , or $V_{DD}$
Normal Mode					
$I_{DD}$	0.9			mA typ	
	1.2		1.3	mA max	
I <sub>GND</sub>	0.4			mA typ	
	0.55		0.6	mA max	
Iss	0.5			mA typ	
	0.65		0.7	mA max	
Fault Mode					$V_S = \pm 55 \text{ V}$
I <sub>DD</sub>	1.2			mA typ	
	1.6		1.8	mA max	
I <sub>GND</sub>	0.8			mA typ	
	1.0		1.1	mA max	
Iss	0.5			mA typ	Digital inputs = 5 V
	1.0		1.8	mA max	$V_S = \pm 55 \text{ V}, V_D = 0 \text{ V}$
$V_{DD}$			8	V min	GND = 0 V
			44	V max	GND = 0 V

 $<sup>^{\</sup>mbox{\tiny 1}}$  Guaranteed by design. Not subject to production test.

### **36 V SINGLE SUPPLY**

 $V_{\text{DD}}$  = 36 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V,  $C_{\text{DECOUPLING}}$  = 0.1  $\mu F$ , unless otherwise noted.

Table 4.

Parameter	+25°C	−40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = 32.4 \text{ V}, V_{SS} = 0 \text{ V}, \text{ see Figure 30}$
Analog Signal Range			$0 V to V_{DD}$	V	
On Resistance, R <sub>ON</sub>	22			Ωtyp	$V_S = 0 \text{ V to } 30 \text{ V, } I_S = -10 \text{ mA}$
	24.5	31	37	Ω max	
	10			Ωtyp	$V_S = 4.5 \text{ V to } 28 \text{ V}, I_S = -10 \text{ mA}$
	11	14	16.5	Ωmax	
On-Resistance Match Between Channels, ΔR <sub>ON</sub>	0.15			Ωtyp	$V_S = 0 \text{ V to } 30 \text{ V, } I_S = -10 \text{ mA}$
	0.65	0.8	0.95	Ω max	
	0.15			Ωtyp	$V_S = 4.5 \text{ V to } 28 \text{ V, } I_S = -10 \text{ mA}$
	0.6	0.7	0.8	Ω max	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	12.5			Ωtyp	$V_S = 0 \text{ V to } 30 \text{ V, } I_S = -10 \text{ mA}$
	14.5	19	23	Ω max	
	0.1			Ωtyp	$V_S = 4.5 \text{ V to } 28 \text{ V}, I_S = -10 \text{ mA}$
	0.4	0.5	0.5	Ω max	
Threshold Voltage, $V_T$	0.7			V typ	See Figure 26
LEAKAGE CURRENTS				71	$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.1			nA typ	$V_S = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V}, \text{ see Figure } 31 \text{ V}/1 \text{ V}$
	±1.5	±5.0	±21	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.1	_5.5		nA typ	$V_S = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V}, \text{ see Figure } 31 \text{ V}$
	±1.5	±7.0	±25	nA max	
Channel On Leakage, I <sub>D</sub> (On), I <sub>S</sub> (On)	±0.5			nA typ	$V_S = V_D = 1 \text{ V}/30 \text{ V}$ , see Figure 32
	±1.5	±5.0	±21	nA max	13 18 1,001,000
FAULT					
Source Leakage Current, Is					
With Overvoltage			±60	μA typ	$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V},$ $INx = 0 \text{ V} \text{ or floating}, V_S = +55 \text{ V}, -40 \text{ V},$ see Figure 35
Power Supplies Grounded or Floating			±49	µА typ	$V_{DD} = 0$ V or floating, $V_{SS} = 0$ V or floating, GND = 0 V, INx = 0 V or floating, $V_{S} = +55$ V, $-40$ V, see Figure 36
Drain Leakage Current, I <sub>D</sub>					DR = floating or > 2 V
With Overvoltage	±2.0			nA typ	$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{S} = +55 \text{ V}, -40 \text{ V}, \text{ see Figure 35}$
	±8.0	±15	±49	nA max	
Power Supplies Grounded	±10			nA typ	$V_{DD} = 0 \text{ V}, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V}, V_{S} = +55 \text{ V}, -40 \text{ V}, \text{ EN} = 0 \text{ V}, \text{ see Figure 36}$
	±30	±50	±100	nA max	
Power Supplies Floating	±10	±10	±10	μA typ	$V_{DD}$ = floating, $V_{SS}$ = floating, GND = 0 V, $V_{S}$ = +55 V, -40 V, EN = 0 V, see Figure 30
DIGITAL INPUTS					
Input Voltage High, V <sub>INH</sub>			2.0	V min	
Input Voltage Low, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.7		1.2	μΑ typ μΑ max	$V_{IN} = V_{GND} \text{ or } V_{DD}$
Digital Input Capacitance, C <sub>IN</sub>	6.0			pF typ	
Output Voltage High, V <sub>OH</sub>	2.0			V min	
Output Voltage Low, Vol	0.8			V max	

Parameter	+25°C	−40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, transition	400			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
	540	555	570	ns max	$V_s = 10 V$ , see Figure 46
ton (EN)	440			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
	520	540	560	ns max	$V_s = 18 V$ , see Figure 45
t <sub>OFF</sub> (EN)	160			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
	190	195	200	ns max	$V_S = 18 V$ , see Figure 45
Break-Before-Make Time Delay, t <sub>D</sub>	330			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
			210	ns min	$V_S = 18 V$ , see Figure 44
Overvoltage Response Time, tresponse	260			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 2 \text{ pF}$ , see Figure 39
	340	360	385	ns max	
Overvoltage Recovery Time, trecovery	1500			ns typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 2 \text{ pF}$ , see Figure 40
	2100	2400	2700	ns max	
Interrupt Flag Response Time, t <sub>DIGRESP</sub>	85		115	ns typ	$C_L = 12 \text{ pF, see Figure 41}$
Interrupt Flag Recovery Time, tdigrec	60		85	μs typ	$C_L = 12$ pF, see Figure 42
	600			ns typ	$C_L = 12 \text{ pF, } R_{PULLUP} = 1 \text{ k}\Omega, \text{ see Figure 43}$
Charge Injection, Q <sub>INJ</sub>	-627			pC typ	$V_S = 18 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF, see}$ Figure 47
Off Isolation	-71			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 33
Channel-to-Channel Crosstalk	-73			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 34
Total Harmonic Distortion Plus Noise, THD + N	0.001			% typ	$R_L = 10 \text{ k}\Omega$ , $V_S = 18 \text{ V p-p}$ , $f = 20 \text{ Hz to}$ 20 kHz, see Figure 38
–3 dB Bandwidth	173			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 37
Insertion Loss	-0.8			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 37
C <sub>s</sub> (Off)	11			pF typ	$V_S = 18 \text{ V, } f = 1 \text{ MHz}$
C <sub>D</sub> (Off)	23			pF typ	$V_S = 18  \text{V}, f = 1  \text{MHz}$
$C_D$ (On), $C_S$ (On)	36			pF typ	$V_S = 18  \text{V}, f = 1  \text{MHz}$
POWER REQUIREMENTS					$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}, \text{ digital inputs} = 0 \text{ V}, 5 \text{ V}, \text{ or } V_{DD}$
Normal Mode					
$I_{DD}$	0.9			mA typ	
	1.2		1.3	mA max	
I <sub>GND</sub>	0.4			mA typ	
	0.55		0.6	mA max	
Iss	0.5			mA typ	
	0.65		0.7	mA max	
Fault Mode					$V_S = +55 \text{ V}, -40 \text{ V}$
$I_{DD}$	1.2			mA typ	
	1.6		1.8	mA max	
I <sub>GND</sub>	0.8			mA typ	
	1.0		1.1	mA max	
Iss	0.5			mA typ	Digital inputs = 5 V
	1.0		1.8	mA max	$V_S = \pm 55  V, V_D = 0  V$
$V_{DD}$			8	V min	GND = 0 V
			44	V max	GND = 0 V

<sup>&</sup>lt;sup>1</sup> Guaranteed by design. Not subject to production test.

# CONTINUOUS CURRENT PER CHANNEL, Sxx OR Dx

Table 5.

Parameter	25°C	85°C	125℃	Unit	Test Conditions/Comments
16-Lead TSSOP					
$\theta_{JA} = 112.6$ °C/W	113	77	50	mA max	$V_S = V_{SS} + 4.5 \text{ V to } V_{DD} - 4.5 \text{ V}$
	88	61	42	mA max	$V_S = V_{SS}$ to $V_{DD}$
16-Lead LFCSP					
$\theta_{JA} = 30.4$ °C/W	207	125	68	mA max	$V_S = V_{SS} + 4.5 \text{ V to } V_{DD} - 4.5 \text{ V}$
	161	103	61	mA max	$V_S = V_{SS}$ to $V_{DD}$

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

#### Table 6.

Table 0.	
Parameter	Rating
$V_{DD}$ to $V_{SS}$	48 V
$V_{DD}$ to GND	−0.3 V to +48 V
V <sub>SS</sub> to GND	-48 V to +0.3 V
Sxx to GND	−55 V to +55 V
Sxx to V <sub>DD</sub> or V <sub>SS</sub>	80 V
$V_S$ to $V_D$	80 V
Dx Pin <sup>1</sup> to GND	$V_{SS} - 0.7  V \text{ to } V_{DD} + 0.7  V \text{ or}$
	30 mA, whichever occurs first
Digital Inputs to GND	GND – 0.7 V to 48 V or
	30 mA, whichever occurs first
Peak Current, Sxx or Dx Pins	288 mA (pulsed at 1 ms,
Continuous Comment Comment	10% duty cycle maximum) Data <sup>2</sup> + 15%
Continuous Current, Sxx or Dx	2444 . 1375
Digital Output	GND – 0.7 V to 6 V or 30 mA, whichever occurs first
Dx Pin, Overvoltage State,	1 mA
DR = GND, Load Current	TIIIA
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
Thermal Impedance, θ <sub>JA</sub>	
16-Lead TSSOP (4-Layer Board)	112.6°C/W
16-Lead LFCSP (4-Layer Board)	30.4°C/W
Reflow Soldering Peak	As per JEDEC J-STD-020
Temperature, Pb-Free	·
ESD Rating, HBM: ESDA/JEDEC	
JS-001-2011	
Input/Output (I/O) Port to	6 kV
Supplies	
I/O Port to I/O Port	6 kV
All Other Pins	6 kV

<sup>&</sup>lt;sup>1</sup> Overvoltages at the Dx pin are clamped by internal diodes. Limit current to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating can be applied at any one time.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> See Table 5.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 2. TSSOP Pin Configuration



NOTES
1. NIC = NO INTERNAL CONNECTION.
2. THE EXPOSED PAD IS INTERNALLY CONNECTED. FOR INCREASED RELIABILITY OF THE SOLDER JOINTS AND MAXIMUM THERMAL CAPABILITY, IT IS RECOMMENDED THAT THE PAD BE CONNECTED TO THE LOWEST SUPPLY VOLTAGE, V<sub>SS</sub>.

Figure 3. LFCSP Pin Configuration

**Table 7. Pin Function Descriptions** 

Pin No.					
TSSOP	LFCSP	Mnemonic	Description		
1	15	IN1/F1	Logic Control Input 1 (IN1). See Table 8.		
			Decoder Pin (F1). This pin is used together with the specific fault pin (SF) to indicate which input is in a fault condition. See Table 9.		
2	16	S1A	Overvoltage Protected Source Terminal 1A. This pin can be an input or output.		
3	1	D1	Drain Terminal 1. This pin can be an input or output.		
4	2	S1B	Overvoltage Protected Source Terminal 1B. This pin can be an input or output.		
5	3	V <sub>SS</sub>	Most Negative Power Supply Potential.		
6	4	GND	Ground (0 V) Reference.		
7	7	NIC	No Internal Connection.		
8	5	DR	Drain Response Digital Input. Tying this pin to GND enables the drain to pull to V <sub>DD</sub> or V <sub>SS</sub> during an overvoltage fault condition. The default condition of the drain is open-circuit when the pin is left floating or if it is tied to V <sub>DD</sub> .		
9	6	IN2/F2	Logic Control Input 2 (IN2). See Table 8.		
			Decoder Pin (F2). This pin is used together with the specific fault pin (SF) to indicate which input is in a fault condition. See Table 9.		
10	8	S2A	Overvoltage Protected Source Terminal 2A. This pin can be an input or output.		
11	9	D2	Drain Terminal 2. This pin can be an input or output.		
12	10	S2B	Overvoltage Protected Source Terminal 2B. This pin can be an input or output.		
13	11	$V_{DD}$	Most Positive Power Supply Potential.		
14	12	EN	Active High Digital Input. When this pin is low, the device is disabled and all switches are off. When this pin is high, the INx logic inputs determine the on switches.		
15	13	FF	Fault Flag Digital Output. This pin has a high output when the device is in normal operation or a low output when a fault condition occurs on any of the Sxx inputs. The FF pin has a weak internal pull-up that allows the signals to be combined into a single interrupt for larger modules that contain multiple devices.		
16	14	SF	Specific Fault Digital Output. This pin has a high output when the device is in normal operation, or a low output when a fault condition is detected on a specific pin, depending on the state of F1 and F2 per Table 9.		
	EP	Exposed Pad	The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the lowest supply voltage, Vss.		

### **TRUTH TABLES FOR SWITCHES**

**Table 8. Truth Table** 

INx	SxA	SxB
0	Off	On
1	On	Off

**Table 9. Fault Diagnostic Output Truth Table** 

	State of Specific Fault Pin (SF) with Decoder Pins (F2, F1)				
Switch in Fault <sup>1</sup>	F2 = 0, F1 = 0	F2 = 0, F1 = 1	F2 = 1, F1 = 0	F2 = 1, F1 = 1	State of Fault Flag (FF)
None	1	1	1	1	1
S1A	0	1	1	1	0
S1B	1	0	1	1	0
S2A	1	1	1	0	0
S2B	1	1	0	1	0
S1A, S1B	0	0	1	1	0
S1A, S2A	0	1	1	0	0
S1A, S2B	0	1	0	1	0
S1B, S2A	1	0	1	0	0
S1B, S2B	1	0	0	1	0
S2A, S2B	1	1	0	0	0
S1A, S1B, S2A	0	0	1	0	0
S1A, S1B, S2B	0	0	0	1	0
S1A, S2A, S2B	0	1	0	0	0
S1B, S2A, S2B	1	0	0	0	0
S1A, S1B, S2A, S2B	0	0	0	0	0

<sup>&</sup>lt;sup>1</sup> Note that more than one pin can be in fault at any one time. See the Applications Information section for more details.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4.  $R_{ON}$  as a Function of  $V_S$  and  $V_D$ , Various Dual Supplies




Figure 5.  $R_{ON}$  as a Function of  $V_S$  and  $V_D$ , 12 V Single Supply




Figure 6.  $R_{ON}$  as a Function of  $V_S$  and  $V_D$ , 36 V Single Supply




Figure 7.  $R_{ON}$  as a Function of  $V_5$  and  $V_D$  for Different Temperatures,  $\pm 15$  V Dual Supply




Figure 8.  $R_{ON}$  as a Function of  $V_5$  and  $V_D$  for Different Temperatures,  $\pm 20$  V Dual Supply




Figure 9.  $R_{ON}$  as a Function of  $V_S$  and  $V_D$  for Different Temperatures, 12 V Single Supply




Figure 10.  $R_{ON}$  as a Function of  $V_S$  and  $V_D$  for Different Temperatures, 36 V Single Supply




Figure 11. Leakage Current vs. Temperature, ±15 V Dual Supply




Figure 12. Leakage Current vs. Temperature, ±20 V Dual Supply




Figure 13. Leakage Current vs. Temperature, 12 V Single Supply




Figure 14. Overvoltage Leakage Current vs. Temperature, ±15 V Dual Supply




Figure 15. Overvoltage Leakage Current vs. Temperature, ±20 V Dual Supply




Figure 16. Overvoltage Leakage Current vs. Temperature, 12 V Single Supply




Figure 17. Overvoltage Leakage Current vs. Temperature, 36 V Single Supply




Figure 18. Off Isolation vs. Frequency




Figure 19. Channel-to-Channel Crosstalk vs. Frequency




Figure 20. Charge Injection vs. Source Pin Voltage (Vs), Single Supply




Figure 21. Charge Injection vs. Source Pin Voltage (Vs), Dual Supply




Figure 22. ACPSRR vs. Frequency




Figure 23. THD + N vs. Frequency




Figure 24. Bandwidth vs. Frequency




Figure 25. t<sub>TRANSITION</sub> vs. Temperature




Figure 26. Threshold Voltage (V<sub>T</sub>) vs. Temperature




Figure 27. Drain Output Response to Positive Overvoltage (DR Pin = Floating or High)




Figure 28. Drain Output Response to Negative Overvoltage (DR Pin = Floating or High)




Figure 29. Large Signal Voltage Tracking vs. Frequency

# **TEST CIRCUITS**




Figure 30. On Resistance




Figure 31. Off Leakage




Figure 32. Channel On Leakage




Figure 33. Off Isolation




Figure 34. Channel-to-Channel Crosstalk




Figure 35. Switch Overvoltage Leakage




Figure 36. Switch Unpowered Leakage




Figure 37. Bandwidth




Figure 38. THD + N




Figure 39. Overvoltage Response Time, tresponse




Figure 40. Overvoltage Recovery Time, trecovery




Figure 41. Interrupt Flag Response Time, t<sub>DIGRESP</sub>




Figure 42. Interrupt Flag Recovery Time, tDIGREC




Figure 43. Interrupt Flag Recovery Time,  $t_{DIGREC}$ , with a 1  $k\Omega$  Pull-Up Resistor




Figure 44. Break-Before-Make Time Delay, t<sub>D</sub>




Figure 45. Enable Delay, ton (EN), toff (EN)




Figure 46. Address to Output Switching Times, ttransition




Figure 47. Charge Injection,  $Q_{\text{INJ}}$ 

### TERMINOLOGY

#### $I_{DD}$

I<sub>DD</sub> represents the positive supply current.

#### $I_{SS}$

Iss represents the negative supply current.

#### VD, Vs

 $V_{\text{D}}$  and  $V_{\text{S}}$  represent the analog voltage on the Dx pins and the Sxx pins, respectively.

#### Ron

R<sub>ON</sub> represents the ohmic resistance between the Dx pins and the Sxx pins.

#### $\Delta R_{ON}$

 $\Delta R_{\rm ON}$  represents the difference between the  $R_{\rm ON}$  of any two channels.

#### R<sub>FLAT(ON)</sub>

 $R_{\text{FLAT(ON)}}$  is the flatness defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

#### Is (Off)

Is (Off) is the source leakage current with the switch off.

#### ID (Off)

I<sub>D</sub> (Off) is the drain leakage current with the switch off.

#### $I_D$ (On), $I_S$ (On)

 $I_{\text{D}}\left(On\right)$  and  $I_{\text{S}}\left(On\right)$  represent the channel leakage currents with the switch on.

#### $\mathbf{V}_{\text{INL}}$

 $V_{\mbox{\scriptsize INL}}$  is the maximum input voltage for Logic 0.

#### $V_{INH}$

 $V_{INH}$  is the minimum input voltage for Logic 1.

#### $I_{INL}$ , $I_{INH}$

 $I_{\text{INL}}$  and  $I_{\text{INH}}$  represent the low and high input currents of the digital inputs.

#### C<sub>D</sub> (Off)

C<sub>D</sub> (Off) represents the off switch drain capacitance, which is measured with reference to ground.

#### Cs (Off)

C<sub>s</sub> (Off) represents the off switch source capacitance, which is measured with reference to ground.

#### $C_D$ (On), $C_S$ (On)

 $C_D$  (On) and  $C_S$  (On) represent on switch capacitances, which are measured with reference to ground.

#### $C_{IN}$

C<sub>IN</sub> is the digital input capacitance.

#### ton

ton represents the delay between applying the digital control input and the output switching on (see Figure 45).

#### toff

t<sub>OFF</sub> represents the delay between applying the digital control input and the output switching off (see Figure 45).

#### $t_{\rm D}$

 $t_{\rm D}$  represents the off time measured between the 90% point of both switches when switching from one address state to another

#### **t**DIGRESP

 $t_{DIGRESP}$  is the time required for the FF pin to go low (0.3 V), measured with respect to the voltage on the source pin exceeding the supply voltage by 0.5 V.

#### **t**DIGRE

 $t_{\text{DIGREC}}$  is the time required for the FF pin to return high, measured with respect to the voltage on the Sxx pin falling below the supply voltage plus 0.5 V.

#### **t**response

 $t_{\text{RESPONSE}}$  represents the delay between the source voltage exceeding the supply voltage by 0.5 V and the drain voltage falling to 90% of the supply voltage.

#### **t**recovery

 $t_{\text{RECOVERY}}$  represents the delay between an overvoltage on the Sxx pin falling below the supply voltage plus 0.5 V and the drain voltage rising from 0 V to 10% of the supply voltage.

#### Off Isolation

Off isolation is a measure of unwanted signal coupling through an off switch.

#### **Charge Injection**

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

#### **Channel-to-Channel Crosstalk**

Channel-to-channel crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

#### -3 dB Bandwidth

-3 dB bandwidth is the frequency at which the output is attenuated by 3 dB.

#### On Response

On response is the frequency response of the on switch.

#### **Insertion Loss**

Insertion loss is the loss due to the on resistance of the switch.

#### Total Harmonic Distortion Plus Noise (THD + N)

THD + N is the ratio of the harmonic amplitude plus noise of the signal to the fundamental.

#### AC Power Supply Rejection Ratio (ACPSRR)

ACPSRR is the ratio of the amplitude of the signal on the output to the amplitude of the modulation. ACPSRR is a measure of the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of  $0.62~\mathrm{V}$  p-p.

#### $V_{T}$

 $V_{\text{\tiny T}}$  is the voltage threshold at which the overvoltage protection circuitry engages (see Figure 26).

### THEORY OF OPERATION

#### **SWITCH ARCHITECTURE**

Each channel of the ADG5436F consists of a parallel pair of NDMOS and PDMOS transistors. This construction provides excellent performance across the signal range. The ADG5436F channels operate as standard switches when input signals with a voltage between  $V_{\rm SS}$  and  $V_{\rm DD}$  are applied. For example, the on resistance is  $10~\Omega$  typically and the appropriate control pin, INx, controls the opening or closing of the switch.

Additional internal circuitry enables the switch to detect overvoltage inputs by comparing the voltage on the source pin with  $V_{\rm DD}$  and  $V_{\rm SS}.$  A signal is considered overvoltage if it exceeds the supply voltages by the voltage threshold,  $V_{\rm T}.$  The threshold voltage is typically 0.7 V, but can range from 0.8 V at  $-40^{\circ}\text{C}$  down to 0.6 V at  $+125^{\circ}\text{C}.$  See Figure 26 to see the change in  $V_{\rm T}$  with operating temperature.

The maximum voltage that can be applied to any source input is  $-55~\rm V$  or  $+55~\rm V$ . When the device is powered using a single supply of greater than 25 V, the maximum undervoltage signal level reduces down from  $-55~\rm V$ . For example, the undervoltage signal reduces to  $-40~\rm V$  at  $\rm V_{DD}=40~\rm V$  to remain within the 80 V maximum rating. The construction of the process allows the channel to withstand 80 V across the switch when it is opened. These overvoltage limits apply whether the power supplies are present or not.




Figure 48. Switch Channel and Control Function

When an overvoltage condition is detected on a source pin (Sxx), the switch automatically opens and the source pin (Sxx) becomes high impedance and ensures that no current flows through the switch. If the DR pin is driven low, the drain pin, Dx, is pulled to the supply that was exceeded. For example, if the source voltage exceeds  $V_{\rm DD}$ , the drain output pulls to  $V_{\rm DD}$ . The same is true for  $V_{\rm SS}$ . If the DR pin is allowed to float or is driven high, the Dx pin also becomes open circuit. The voltage on the Dx pin follows the voltage on the source pin, Sxx, until the switch turns off completely and the drain voltage discharges through the load. The maximum voltage on the drain is limited by the internal ESD diodes and the rate at which the output voltage discharges is dependent on the load at the pin.

During overvoltage conditions, the leakage current into and out of the source pins (Sxx) is limited to tens of microamperes. If the DR pin is allowed to float or is driven high, only nanoamperes of leakage are seen on the drain pin (Dx). If the DR pin is driven low, the drain pin (Dx) is pulled to the rail. The device that pulls the drain pin to the rail has an impedance of approximately 40 k $\Omega$ ; therefore, the Dx pin current is limited to about 1 mA during a shorted load condition. This internal impedance also determines the minimum external load resistance required to ensure that the drain pin is pulled to the desired voltage level during a fault.

When an overvoltage event occurs, the channels undisturbed by the overvoltage input continue to operate normally without additional crosstalk.

#### **ESD Performance**

The ADG5436F has an ESD (HBM) rating of 6 kV.

The drain pins (Dx) have ESD protection diodes to the supply rails, and the voltage at these pins must not exceed the supply voltage.

The source pins (Sxx) have specialized ESD protection that allows the signal voltage to reach  $\pm 55$  V with a  $\pm 22$  V dual supply, and from -40 V to +55 V with a +40 V single supply. See Figure 48 for the switch channel overview. Exceeding  $\pm 55$  V on any source input may damage the ESD protection circuitry on the device.

#### Trench Isolation

In the ADG5436F, an insulating oxide layer (trench) is placed between the NDMOS and the PDMOS transistors of each switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, and the result is a switch that is latch-up immune under all circumstances. This device passes a JESD78D latch-up test of  $\pm500$  mA for 1 sec, the strictest test in the specification.




Figure 49. Trench Isolation

#### **FAULT PROTECTION**

When the voltages at the source inputs exceed  $V_{\rm DD}$  or  $V_{\rm SS}$  by  $V_{\rm T}$ , the switch turns off, or, if the device is unpowered, the switch remains off. The switch input remains high impedance regardless of the digital input state or the load resistance, and the output acts as a virtual open circuit. Signal levels up to +55 V and -55 V are blocked in both the powered and unpowered conditions as long as the 80 V limitation between the source and supply pins is met.

#### **Power-On Protection**

The following three conditions must be satisfied for the switch to be in the on condition:

- V<sub>DD</sub> to V<sub>SS</sub> ≥ 8 V.
- The input signal is between  $V_{SS} V_T$  and  $V_{DD} + V_T$ .
- The digital logic control input, INx, is turned on.

When the switch is turned on, the signal levels up to the supply rails are passed.

The switch responds to an analog input that exceeds  $V_{\rm DD}$  or  $V_{\rm SS}$  by a threshold voltage,  $V_{\rm T}$ , by turning off. The absolute input voltage limits are -55 V and +55 V, while maintaining an 80 V limit between the source pin and the supply rails. The switch remains off until the voltage at the source pin returns to between  $V_{\rm DD}$  and  $V_{\rm SS}$ .

The fault response time ( $t_{RESPONSE}$ ) when powered by a  $\pm 15~V$  dual supply is typically 510 ns, and the fault recovery time ( $t_{RECOVERY}$ ) is 820 ns. These vary with supply voltages and output load conditions.

Exceeding ±55 V on any source input may damage the ESD protection circuitry on the device.

The maximum stress across the switch channel is 80 V. Therefore, the user must pay close attention to this limit when using the device with a 40 V single supply. In this case, the maximum undervoltage condition is -40 V to maintain the 80 V across the switch channel.

For undervoltage and overvoltage conditions, consider the case where the device is set up as shown in Figure 50.

- $V_{DD}/V_{SS} = \pm 22 \text{ V}.$
- S1A and S2A = 22 V, and are both on. Therefore, D1 and D2 = 22 V.
- S1B has a -55 V fault and S2B has a +55 V fault.
- The voltage between S1B and D1 = 22 V (-55 V) = +77 V.
- The voltage between S2B and D2= 22 V 55 V = -33 V.

These calculations are all within device specifications: a 55 V maximum fault on source inputs and a maximum of 80 V across the off switch channel.

FF is low due to the fault conditions. The specific switches in fault can be deduced by cycling through F2 and F1 and noting the state of SF. In this example, SF is low (asserted) when F2=0 and F1=1; it is also low when F2=1 and F1=0. This signifies a fault on S1B and S2B. See Table 9 for details on how to decode SF by F2 and F1.




Figure 50. ADG5436F Under Example Overvoltage Conditions

#### **Power-Off Protection**

When no power supplies are present, the switch remains in the off condition, and the switch inputs are high impedance. This state ensures that no current flows and prevents damage to the switch or downstream circuitry. The switch output is a virtual open circuit.

The switch remains off regardless of whether the  $V_{DD}$  and  $V_{SS}$  supplies are 0 V or floating. A GND reference must always be present to ensure proper operation. Signal levels of up to  $\pm 55$  V are blocked in the unpowered condition.

#### **Digital Input Protection**

The ADG5436F can tolerate unpowered digital input signals present on the device. When the device is unpowered, the switch is guaranteed to be in the off state, regardless of the state of the digital logic signals.

The digital inputs are protected against positive faults up to 44 V. The digital inputs do not offer protection against negative overvoltages. ESD protection diodes connected to GND are present on the digital inputs.

#### Overvoltage Interrupt Flag

The voltages on the source inputs of the ADG5436F are continuously monitored, and the state of the switches is indicated by an active low digital output pin, FF.

The voltage on the FF pin indicates if any of the source input pins are experiencing a fault condition. The output of the FF pin is a nominal 3 V when all source pins are within normal operating range. If any source pin voltage exceeds the supply voltage by  $V_T$ , the FF output reduces to below 0.8 V.

Use the specific fault digital output pin, SF, to decode which inputs are experiencing a fault condition. The SF pin reduces to below 0.8 V when a fault condition is detected on a specific pin, depending on the state of F1 and F2 (see Table 9). The specific fault feature also works with the switches disabled (EN pin low), which allows the user to cycle through and check the fault conditions without connecting the fault to the drain output.

### APPLICATIONS INFORMATION

The overvoltage protected family of switches and multiplexers provide a robust solution for instrumentation, industrial, aerospace, and other harsh environments where overvoltage signals can be present and the system must remain operational both during and after the overvoltage has occurred.

#### **POWER SUPPLY RAILS**

To guarantee correct operation of the device, 0.1  $\mu F$  decoupling capacitors are required.

The ADG5436F can operate with bipolar supplies between  $\pm 5$  V and  $\pm 22$  V. The supplies on  $V_{DD}$  and  $V_{SS}$  do not need to be symmetrical, but the  $V_{DD}$  to  $V_{SS}$  range must not exceed 44 V. The ADG5436F can also operate with single supplies between 8 V and 44 V, with  $V_{SS}$  connected to GND.

The ADG5436F is fully specified at the  $\pm 15$  V,  $\pm 20$  V, 12 V, and  $\pm 36$  V supply ranges.

#### POWER SUPPLY SEQUENCING PROTECTION

The switch channel remains open when the device is unpowered and signals from  $-55~\rm V$  to  $+55~\rm V$  can be applied without damaging the device. The switch channel closes only when the supplies are connected, a suitable digital control signal is placed on the INx pins, and the signal is within the normal operating range. Placing the ADG5436F between external connectors and sensitive components offers protection in systems where a signal is presented to the source pins before the supply voltages are available.

#### **SIGNAL RANGE**

The ADG5436F has overvoltage detection circuitry on the inputs that compares the voltage levels at the source terminals with  $V_{\rm DD}$  and  $V_{\rm SS}$ . To protect downstream circuitry from overvoltage conditions, supply the ADG5436F with voltages that match the intended signal range. The low on-resistance switch allows signals to the supply rails to be passed with very little distortion. A signal that exceeds the supply rail by the threshold voltage is then blocked. This signal block offers protection to both the device and any downstream circuitry.

#### LOW IMPEDANCE CHANNEL PROTECTION

The ADG5436F can be used as a protective element in signal chains that are sensitive to both channel impedance and overvoltage signals. Traditionally, series resistors limit the current during an overvoltage condition to protect susceptible components.


These series resistors affect the performance of the signal chain and reduce the signal chain precision. A compromise must be reached on the value of the series resistance that is high enough to sufficiently protect sensitive components, but low enough that the precision performance of the signal chain is not sacrificed.

The ADG5436F enables the designer to remove these resistors and retain precision performance without compromising the protection of the circuit.

#### POWER SUPPLY RECOMMENDATIONS

Analog Devices, Inc., has a wide range of power management products to meet the requirements of most high performance signal chains.

An example of a bipolar power solution is shown in Figure 51. The ADP7118 and ADP7182 can be used to generate clean positive and negative rails from the dual switching regulator output. These rails can be used to power the ADG5436F, amplifier, and/or precision converter in a typical signal chain.



**Table 10. Recommended Power Management Devices** 

	8
Product	Description
ADP7118	20 V, 200 mA, low noise, CMOS LDO
ADP7142	40 V, 200 mA, low noise, CMOS LDO
ADP7182	–28 V, –200 mA, low noise, linear regulator

#### HIGH VOLTAGE SURGE SUPPRESSION

The ADG5436F is not intended for use in very high voltage applications. The maximum operating voltage of the transistor is 80 V. In applications where the inputs are likely to be subject to overvoltage conditions exceeding the breakdown voltage, use transient voltage suppressors (TVSs) or similar devices.

#### INTELLIGENT FAULT DETECTION

The ADG5436F digital output pin, FF, can interface with a microprocessor or control system and can be used as an interrupt flag. This feature provides real-time diagnostic information on the state of the device and the system to which it connects.

The control system can use the digital interrupt, FF, to start a variety of actions, as follows:

- Initiating an investigation into the source of an overvoltage fault
- Shutting down critical systems in response to the overvoltage condition.
- Using data recorders to mark data during these events as unreliable or out of specification.

For systems sensitive during a start-up sequence, the active low operation of the flag allows the system to ensure that the ADG5436F is powered on and that all input voltages are within the normal operating range before initiating operation.

The FF pin is a weak pull-up, which allows the signals to combine into a single interrupt for larger modules that contain multiple devices.


The recovery time,  $t_{DIGREC}$ , can be decreased from a typical 60  $\mu$ s to 600 ns by using a 1  $k\Omega$  pull-up resistor.

The specific fault digital output, SF decodes which inputs are experiencing a fault condition. The SF pin reduces to below 0.8 V when a fault condition is detected on a specific pin, depending on the state of F1 and F2 (see Table 9). The specific fault feature also works with the switches disabled (EN pin low), which allows the user to cycle through and check the fault conditions without connecting the fault to the drain output.

#### LARGE VOLTAGE, HIGH FREQUENCY SIGNALS

Figure 29 shows the voltage range and frequencies that the ADG5436F can reliably convey. For signals extending across the full signal range from  $V_{SS}$  to  $V_{DD}$ , keep the frequency below 3 MHz. If the required frequency is greater than 3 MHz, decrease the signal range appropriately to ensure signal integrity.

## **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 52. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters




Figure 53. 16-Lead Lead Frame Chip Scale Package [LFCSP\_WQ] 4 mm × 4 mm Body, Very Very Thin Quad (CP-16-17) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option			
ADG5436FBRUZ	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16			
ADG5436FBRUZ-RL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16			
ADG5436FBCPZ-RL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-16-17			

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

ADG5436FBRUZ ADG5436FBRUZ-RL7 ADG5436FBCPZ-RL7