

Preliminary Technical Data **ADSP-SC582/583/584/587/589/ADSP-21583/584/587**

## SYSTEM FEATURES

Dual enhanced SHARC+ high performance floating-point cores

Up to 450 MHz per SHARC+ core

Up to 5 Mbits (640 kB) L1SRAM memory per core with parity (optional ability to configure as cache)

32-bit, 40-bit, and 64-bit floating-point support

32-bit fixed point

Byte, short-word, word, long-word addressed

ARM Cortex-A5 core

450 MHz/720 DMIPS with Neon/VFPv4-D16/Jazelle

32 kB L1 instruction cache/32 kB L1 data cache

256 kB L2 cache with parity

Powerful DMA system

On-chip memory protection

Integrated safety features

19 mm × 19 mm 349/529 BGA (0.8 pitch), RoHS compliant

Low system power across automotive temperature range

## MEMORY

Large on-chip L2 SRAM with ECC protection, up to 256 kB

On-chip L2 ROM (512 kB)

Two L3 interfaces optimized for low system power, providing 16-bit interface to DDR3, DDR2 or LPDDR1 SDRAM devices

## ADDITIONAL FEATURES

Security and Protection

Crypto hardware accelerators

Fast secure boot with IP protection

Support for TrustZone®

Accelerators

High performance pipelined FFT/IFFT engine

FIR, IIR, HAE, SINC offload engines




Figure 1. Processor Block Diagram

SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.; SHARC+ is a trademark of Analog Devices, Inc.

## Rev. PrG

## Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.  
Tel: 781.329.4700 ©2016 Analog Devices, Inc. All rights reserved.  
Technical Support [www.analog.com](http://www.analog.com)

## TABLE OF CONTENTS

General Description .....	3	ADSP-SC58x/ADSP-2158x Designer Quick Reference ....	58
ARM Cortex-A5 Processor .....	5	Specifications .....	80
SHARC Processor .....	6	Operating Conditions .....	80
SHARC+ Core Architecture .....	8	Electrical Characteristics .....	83
System Infrastructure .....	10	Absolute Maximum Ratings .....	87
System Memory Map .....	11	ESD Sensitivity .....	87
Security Features .....	14	Package Information .....	87
Safety Features .....	14	Timing Specifications .....	88
Processor Peripherals .....	15	Environmental Conditions .....	152
System Acceleration .....	20	ADSP-SC58x/ADSP-2158x 349-Ball BGA Ball	
System Design .....	20	Assignments .....	153
System Debug .....	23	Numerical by Ball Number .....	153
Development Tools .....	23	Alphabetical by Pin Name .....	155
Additional Information .....	24	Configuration of the 349-Ball CSP_BGA .....	157
Related Signal Chains .....	24	ADSP-SC58x/ADSP-2158x 529-Ball BGA Ball	
Security Features Disclaimer .....	24	Assignments .....	158
ADSP-SC58x/ADSP-2158x Detailed Signal		Numerical by Ball Number .....	158
Descriptions .....	25	Alphabetical by Pin Name .....	161
349-Ball CSP_BGA Signal Descriptions .....	30	Configuration of the 529-Ball CSP_BGA .....	164
GPIO Multiplexing for 349-Ball CSP_BGA .....	39	Outline Dimensions .....	165
529-Ball CSP_BGA Signal Descriptions .....	42	Surface-Mount Design .....	166
GPIO Multiplexing for 529-Ball CSP_BGA .....	54	Ordering Guide .....	167

## REVISION HISTORY

### 6/2016—Revision PrF to Revision PrG

Revised Processor Comparison .....	4
Revised Processor Comparison for Automotive .....	4
Updated Operating Conditions .....	80
Updated Environmental Conditions .....	152

## GENERAL DESCRIPTION

The ADSP-SC58x/ADSP-2158x processors are members of the SHARC® family of products. The ADSP-SC58x processor is based on the SHARC+ dual-core and the ARM Cortex-A5 core. The ADSP-SC58x/ADSP-2158x SHARC processors are members of the SIMD SHARC family of DSPs that feature Analog Devices Super Harvard Architecture. These 32-bit/40-bit/64-bit floating-point processors are optimized for high performance audio/floating-point applications with their large on-chip SRAM, multiple internal buses to eliminate I/O bottlenecks, and innovative digital audio interfaces (DAI). New enhancements to the SHARC+ core add cache enhancements, branch prediction, and other instruction set improvements—all while maintaining instruction set compatibility to previous SHARC products.

By integrating a rich set of industry-leading system peripherals and memory (see [Table 1](#), [Table 2](#), and [Table 3](#)), the ARM/SHARC processor is the platform of choice for next-generation applications that require RISC-like programmability, multimedia support, and leading-edge signal processing in one integrated package. These applications span a wide array of markets, from automotive and pro-audio to industrial-based applications that require high floating-point performance.

[Table 2](#) provides feature comparison information for features that vary across the standard processors.

[Table 3](#) provides feature comparison information for features that vary across the automotive processors.

**Table 1. Common Product Features**

	<b>ADSP-SC58x / ADSP-2158x</b>
DAI (includes SRU)	2
Full SPORTs	2×4
S/PDIF Rx/Tx	2×1
ASRCs	2×4
Precision Clock Generators	2×2
I <sup>2</sup> C (TWI)	3
Quad Data Bit SPI	1
Dual Data Bit SPI	2
CAN2.0	2
UARTs	3
Link Ports	2
Enhanced PPI	1
GP Timer <sup>1</sup>	8
GP Counter	1
Enhanced PWMs <sup>2</sup>	3
Watchdog Timers	2
ADC Control Module	Yes
Static Memory Controller	Yes
Hardware Accelerators	
High Performance FFT/IFFT	Yes
FIR/IIR	Yes
Harmonic Analysis Engine	Yes
SINC Filter	Yes
Security Crypto Engine	Yes
Multichannel 12-bit ADC	8-ch

<sup>1</sup> Eight timers are available in the 529-BGA package only. The 349-BGA package does not include Timer 6 and 7.

<sup>2</sup> Three ePWMs are available in the 529-BGA package only. The 349-BGA package does not include PWM 2.

# ADSP-SC582/583/584/587/589/ADSP-21583/584/587 Preliminary Technical Data

**Table 2. Processor Comparison**

Processor Feature	ADSP-SC582	ADSP-SC583	ADSP-SC584	ADSP-SC587	ADSP-SC589	ADSP-21583	ADSP-21584	ADSP-21587
ARM Cortex-A5 (MHz max)	450	450	450	450	450	-	-	-
ARM Core L1 Cache (I, D kB)	32, 32	32, 32	32, 32	32, 32	32, 32	-	-	-
ARM Core L2 Cache (kB)	256	256	256	256	256	-	-	-
SHARC+ Core1 (MHz max)	450	450	450	450	450	450	450	450
SHARC+ Core2 (MHz max)	-	450	450	450	450	450	450	450
SHARC L1 SRAM/core (kB)	640	384	640	640	640	384	640	640
System Memory	L2 SRAM (shared) (kB)	256	256	256	256	256	256	256
	L2 ROM (shared) (kB)	512	512	512	512	512	512	512
	DDR3/DDR2/LPDDR1	1	1	1	2	2	1	2
	Controller (16-bit)							
USB 2.0 HS + PHY (host/device/OTG)	1	1	1	1	1	-	-	-
USB 2.0 HS + PHY (host/device)	-	-	-	1	1	-	-	-
10/100 Std EMAC	-	-	-	1	1	-	-	-
10/100/1000 Std/AVB EMAC + Timer IEEE-1588	1	1	1	1	1	-	-	-
SDIO/eMMC	-	-	-	1	1	-	-	-
PCIe 2.0 (1 Lane)	-	-	-	-	1	-	-	-
Real Time Clock (RTC)	-	-	-	1	1	-	-	1
GPIO Ports	Port A-E	Port A-E	Port A-E	Port A-G	Port A-G	Port A-E	Port A-E	Port A-G
GPIO + DAI Pins	80 + 28	80 + 28	80 + 28	102 + 40	102 + 40	80 + 28	80 + 28	102 + 40
Package Options: 19 mm × 19 mm	349-BGA	349-BGA	349-BGA	529-BGA	529-BGA	349-BGA	349-BGA	529-BGA

**Table 3. Processor Comparison for Automotive**

Processor Feature	ADSP-SC583W	ADSP-SC584W	ADSP-SC587W	ADSP-SC589W	ADSP-21583W	ADSP-21584W
ARM Cortex-A5 (MHz max)	450	450	450	450	-	-
ARM Core L1 Cache (I, D kB)	32, 32	32, 32	32, 32	32, 32	-	-
ARM Core L2 Cache (kB)	256	256	256	256	-	-
SHARC+ Core1 (MHz max)	450	450	450	450	450	450
SHARC+ Core2 (MHz max)	450	450	450	450	450	450
SHARC L1 SRAM/core (kB)	384	640	640	640	384	640
System Memory	L2 SRAM (shared) (kB)	256	256	256	256	256
	L2 ROM (shared) (kB)	512	512	512	512	512
	DDR3/DDR2/LPDDR1	1	1	2	2	1
	Controller (16-bit)					
USB 2.0 HS + PHY (host/device/OTG)	1	1	1	1	-	-
USB 2.0 HS + PHY (host/device)	-	-	1	1	-	-
10/100 Std EMAC	-	-	1	1	-	-
10/100/1000 Std/AVB EMAC + Timer IEEE-1588	1	1	1	1	-	-
SDIO/eMMC	-	-	1	1	-	-
PCIe 2.0 (1 Lane)	-	-	-	1	-	-
MLB 3-pin/6-pin	1	1	1	1	1	1
Real Time Clock (RTC)	-	-	1	1	-	-
GPIO Ports	Port A-E	Port A-E	Port A-G	Port A-G	Port A-E	Port A-E
GPIO + DAI Pins	80 + 28	80 + 28	102 + 40	102 + 40	80 + 28	80 + 28
Package Options: 19 mm × 19 mm	349-BGA	349-BGA	529-BGA	529-BGA	349-BGA	349-BGA

### ARM CORTEX-A5 PROCESSOR

The ARM Cortex-A5 processor (Figure 2) is a high performance processor with the following features:

- Instruction and Data L1 cache units (32/32K bytes)
- In-order pipeline with dynamic branch prediction
- ARM, Thumb, and ThumbEE instruction set support
- TrustZone security extensions
- Harvard level 1 memory system with a memory management unit (MMU)
- ARM v7 debug architecture
- Trace support through an embedded trace macrocell (ETM) interface
- Extension: vector floating-point unit (IEEE754) with trap-less execution
- Extension: media processing engine (MPE) with NEON technology
- Extension: Jazelle hardware acceleration




Figure 2. ARM Cortex A-5 Processor Block Diagram

## Generic Interrupt Controller, PL390 (ADSP-SC58x only)

The generic interrupt controller (GIC) is a centralized resource for supporting and managing interrupts. The ADSP-SC58x processor has a uniprocessor implementation of the GIC. The GIC splits logically into GICPORT0 (distributor block) and GICPORT1 (CPU interface block).

### Generic Interrupt Controller Port0 (GICPORT0)

The GICPORT0 (distributor) performs interrupt prioritization and distribution to the GICPORT1 (CPU interface) blocks that connect to the processors in the system. It centralizes all interrupt sources, determines the priority of each interrupt, and forwards the interrupt with the highest priority to the interface, for priority masking and preemption handling.

### Generic Interrupt Controller Port1 (GICPORT1)

GICPORT1 (CPU interface) block performs priority masking and preemption handling for a connected processor in the system. GICPORT1 supports 8 SGIs (software generated interrupts) and 254 SPIs (shared peripheral interrupts).

## L2 Cache Controller, PL310 (ADSP-SC58x only)

The L2 cache controller PL310 (Figure 2) works efficiently with ARM processors that implement system fabric. The cache controller directly interfaces on the data and instruction interface. The internal pipelining of the cache controller is optimized to enable the processors to operate at the same clock frequency. The cache controller supports:

- Two read/write 64-bit slave ports for interfacing with data and instruction interfaces or for data between ARM and SHARC cores
- Two read/write 64-bit master ports for interfacing with the system fabric

## SHARC PROCESSOR

As shown in Figure 3, the SHARC processor integrates a SHARC+ SIMD core, L1 memory crossbar, I/D cache controller, L1 memory blocks, and the master/slave ports. Figure 4 shows the SHARC+ SIMD core.

The SHARC processor supports a modified Harvard architecture in combination with a hierarchical memory structure. Level 1 (L1) memories typically operate at the full processor speed with little or no latency.




Figure 3. SHARC Processor Block Diagram




Figure 4. SHARC+ SIMD Core Block Diagram

**L1 Memory**

Figure 5 on Page 8 shows the ADSP-SC58x/ADSP-2158x memory structure. Each SHARC+ core has a tightly coupled Level 1 (L1) SRAM of up to 5 Mbits. Each SHARC+ core can access code and data in a single cycle from this memory space. The ARM Cortex-A5 core can also access these memory spaces with multi-cycle accesses.

In the SHARC+ core private address space, both cores have their own L1 memory.

SHARC+ core MMR address space is 0x 0000 0000-0x0003 FFFF in Normal Word (32-bit). Each block can be configured for different combinations of code and data storage. Of the 5M bits SRAM, up to 1024K bits can be configured for DM, PM, and instruction cache. Each memory block supports single cycle, independent accesses by the core processor and I/O processor. The memory architecture, in combination with its separate on-chip buses, allows two data transfers from the core and one from the I/O processor in a single cycle. The processor's SRAM can be configured as a maximum of 160K words of 32-bit data, 320K words of 16-bit data, 106.7K words of 48-bit

instructions (or 40-bit data), or combinations of different word sizes up to 5 M bits. All of the memory can be accessed as 8-bit, 16-bit, 32-bit, 48-bit, or 64-bit words. A 16-bit floating-point storage format is supported that effectively doubles the amount of data that may be stored on chip.

Conversion between the 32-bit floating-point and 16-bit floating-point formats is performed in a single instruction. While each memory block can store combinations of code and data, accesses are most efficient when one block stores data using the DM bus for transfers, and the other block stores instructions and data using the PM bus for transfers.

Using the DM bus and PM buses, with one bus dedicated to a memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache. The system configuration is flexible, but a configuration is 512K bits DM, 128K bits PM, and 128K bits of cache, with the remaining L1 memory configured as SRAM is typical. Each addressable memory space outside the L1 memory can be accessed either directly or via cache.

The memory map in [Table 4 on Page 11](#) gives the L1 memory address space.

In addition, there are multiple L1 memory blocks offering a configurable mix of SRAM and cache.

### L1 Master and Slave Ports

Each SHARC+ core has two master and two slave ports to/from the system fabric. One master port fetches instructions. The second master port drives data to the system world. Both slave ports allow conflict-free core/DMA streams to the individual memory blocks. For slave port addresses, refer to the L1 memory address map.

### L1 On-Chip Memory Bandwidth

The internal memory architecture allows programs to have four accesses at the same time to any of the four blocks (assuming no block conflicts). The total bandwidth is realized using the DMD and PMD buses (2 × 64-bits, CCLK speed and 2 × 32-bit, SYSCLK speed).

### Instruction and Data Cache

The ADSP-SC58x/ADSP-2158x processors also include a traditional instruction cache (I-cache) and two data caches. (PM/DM caches). Together, these caches support one instruction access and two data accesses, over the DM and PM buses, per cycle. The cache controllers automatically manage the configured part of the L1 memory. The system can configure part of the L1 memory for automatic management by the cache controllers. The sizes of these caches are independently configurable from zero to a maximum of 128 kB each. The memory not managed by the cache controllers is directly addressable by the processors. The controllers ensure the data coherence between the two data caches. The caches provide user-controllable features such as locking (full as well as partial), range-bound invalidation, and flushing.

### System Event Controller Input

The output of the SEC controller is forwarded to the core event controller (CEC) to respond directly to all unmasked system-based interrupts. It also supports nesting including various SEC interrupt channel arbitration options. For all SEC channels, the processor automatically stacks the arithmetic status (ASTATx, and STATy) registers and mode (MODE1) registers in parallel with the interrupt servicing.

### Core Memory-Mapped Registers (CMMR)

The core memory-mapped registers control L1 I/D cache, BTB, L2 cache, parity error, system control, debug, and monitor functions.

## SHARC+ CORE ARCHITECTURE

The ADSP-SC58x/ADSP-2158x processors are code compatible at the assembly level with the ADSP-2148x, ADSP-2147x, ADSP-2146x, ADSP-2137x, ADSP-2136x, ADSP-2126x, ADSP-21160, and ADSP-21161, and with the first-generation ADSP-2106x SHARC processors. The ADSP-SC58x/ADSP-2158x processors share architectural features with the




Figure 5. ADSP-SC58x/ADSP-2158x Memory Map

ADSP-2126x, ADSP-2136x, ADSP-2137x, ADSP-214xx, and ADSP-2116x SIMD SHARC processors, as shown in [Figure 4](#) and detailed in the following sections.

### SIMD Computational Engine

The SHARC+ core contains two computational processing elements that operate as a single-instruction, multiple-data (SIMD) engine. The processing elements are referred to as PEx and PEy and each contains an ALU, multiplier, shifter, and register file. PEx is always active, and PEy is enabled by setting the PEYEN mode bit in the MODE1 register. SIMD mode allows the processors to execute the same instruction in both

processing elements, but each processing element operates on different data. This architecture is efficient at executing math-intensive DSP algorithms. In addition to all the features of its predecessors, the SHARC+ core also provides a new and simpler way to execute an instruction only on PEy.

SIMD mode also affects the way data transfers between memory and the processing elements because to sustain computational operation in the processing elements requires twice the data bandwidth. Therefore, entering SIMD mode also doubles the bandwidth between memory and the processing elements. When using the DAGs to transfer data in SIMD mode, two data values transfer with each memory or register file access.

### **Independent, Parallel Computation Units**

Within each processing element is a set of pipelined computational units. The computational units consist of an arithmetic/logic unit (ALU), multiplier, and shifter. These units are arranged in parallel, maximizing computational throughput. These computational units support IEEE 32-bit single-precision floating-point, 40-bit extended-precision floating-point, IEEE 64-bit double-precision floating-point, and 32-bit fixed-point data formats.

Multifunction instruction set supports parallel execution of ALU and multiplier operations. In SIMD mode, the parallel ALU and multiplier operations occur in both processing elements per core.

All processing operations take one cycle to complete. For all floating-point operations, the processor takes two cycles to complete in case of data dependency. Double-precision floating-point data take two to six cycles to complete. The processor stalls for the appropriate number of cycles (interlocked pipeline plus data dependency check).

### **Core Timer**

Each SHARC+ processor core also has its own dedicated timer. This extra timer is clocked by the internal processor clock and is typically used as a system tick clock for generating periodic operating system interrupts.

### **Data Register File**

Each processing element contains a general-purpose data register file. The register files transfer data between the computation units and the data buses, and store intermediate results. These 10-port, 32-register (16 primary, 16 secondary) register files, combined with the enhanced Harvard architecture of the processor, allow unconstrained data flow between computation units and internal memory. The registers in PEx are referred to as R0-R15 and in PEy as S0-S15.

### **Context Switch**

Many of the registers of the processor have secondary registers that can activate during interrupt servicing for a fast context switch. The data registers in the register file, the DAG registers, and the multiplier result registers all have secondary registers. The primary registers are active at reset, while control bits in a mode control register activate the secondary registers.

### **Universal Registers**

General-purpose tasks use these registers. The USTAT (4) registers allow easy bit manipulations (Set, Clear, Toggle, Test, XOR) for all peripheral registers (control/status).

The data bus exchange register (PX) permits data to pass between the 64-bit PM data bus and the 64-bit DM data bus, or between the 40-bit register file and the PM/DM data bus. These registers contain hardware to handle the data width difference.

### **Data Address Generators With Zero-Overhead Hardware Circular Buffer Support**

For indirect addressing and implementing circular data buffers in hardware, the processor uses the two data address generators (DAGs). Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The two DAGs of the processors contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reduce overhead, increase performance, and simplify implementation. Circular buffers can start and end at any memory location.

### **Flexible ISA Instruction Set**

The 48-bit instruction word accommodates various parallel operations for concise programming. For example, the processors can conditionally execute a multiply, an add, and a subtract in both processing elements while branching and fetching up to four 32-bit values from memory—all in a single instruction. Additionally, the double-precision floating-point instruction set is an addition to the SHARC+ core.

### **Variable Instruction Set Architecture (VISA)**

In addition to supporting the standard 48-bit instructions (ISA) from previous SHARC processors, the SHARC+ core processors support new instructions of 16 and 32 bits for ADSP-214xx products. This feature, called Variable Instruction Set Architecture (VISA), drops redundant/unused bits within the 48-bit instruction to create more efficient and compact code. The program sequencer supports fetching these 16-bit and 32-bit instructions from both internal and external memories. VISA is not an operating mode, it is only address-dependent (refer to memory map ISA/VISA address spaces). Furthermore, it allows jumps between ISA and VISA instruction fetches.

### **Single-Cycle Fetch of Instructional Four Operands**

The ADSP-SC58x/ADSP-2158x processors feature an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data.

With its separate program and data memory buses and on-chip instruction conflict-cache, the processors can simultaneously fetch four operands (two over each data bus) and one instruction (from the conflict-cache), all in a single cycle.

### **Core Event Controller (CEC)**

The SHARC+ core IVT generates various core interrupts (arithmetic and circular buffer instruction flow exceptions) and SEC events (debug/monitor, software). The core only responds to unmasked interrupts (IMASK register).

### **Instruction Conflict-Cache**

The processors include a 32-entry instruction cache that enables three-bus operation for fetching an instruction and four data values. The cache is selective—only the instructions whose fetches conflict with PM bus data accesses cache. This cache allows full speed execution of core, looped operations such as digital filter multiply-accumulates, and FFT butterfly processing. The conflict cache serves for on-chip bus conflicts only.

### **Branch Target Buffer/Branch Predictor**

Implementation of a hardware-based branch predictor (BP) and branch target buffer (BTB) reduce branch delay. The program sequencer supports efficient branching using this branch target buffer (BTB) for conditional and unconditional instructions.

### **Addressing Spaces**

In addition to traditionally supported long-word, normal word, extended-precision word and short word addressing aliases, the processors support byte addressing for the data and instruction accesses. The enhanced ISA/VISA provides new instructions for accessing all sizes of data from byte space as well as for converting word addresses to byte and byte to word addresses.

### **Additional Features**

The enhanced ISA/VISA of the ADSP-SC58x/ADSP-2158x processors also provides memory barrier instruction (sync) for data synchronization, exclusive data accesses support for multi-core data sharing, and exclusive data accesses to enable multiprocessor programming. To enhance the reliability of application, L1 data RAMs support parity error detection logic for every byte. Additionally, the processors detect illegal opcodes. Core interrupts flag both the errors. Master ports of the core also detect for failed external accesses.

## **SYSTEM INFRASTRUCTURE**

The following sections describe the system infrastructure of the ADSP-SC58x/ADSP-2158x processors.

### **System L2 Memory**

A system level L2 memory of 2 Mbits (256 kB) is also available to both SHARC+ cores, the ARM Cortex-A5 core, and DMA channels. (See [Table 5](#).) Memory accesses to this memory space are multi-cycle accesses by both the ARM and SHARC+ cores. The memory space is used for various cases including:

- ARM-to-SHARC+ core data sharing and inter-core communications
- Accelerator and peripheral source and destination memory to avoid having to access data in external memory
- A location for DMA descriptors

- Storage for additional data for either ARM or SHARC+ cores to avoid external memory latencies and reduce external memory bandwidth
- Storage for incoming Ethernet traffic to improve performance
- Storage for data coefficient tables cached by the SHARC+ core

See [System Memory Protection Unit \(SMPU\)](#) for options in limiting access by specific cores and DMA masters.

The ARM Cortex-A5 core has an L1 instruction and data cache, each of which is 32 kB in size. An L2 cache controller of 256 kB is also available. When enabling the caches, accesses to all other memory spaces (internal and external) go through the cache.

### **SHARC+ Core L1 Memory in Multiprocessor Space**

The ARM Cortex-A5 core can access the L1 memory of the SHARC+ core. See [Table 6](#) for the L1 memory address in multiprocessor space. The SHARC+ core can access the L1 memory of the other SHARC+ core in the multiprocessor space.

### **One-Time-Programmable Memory (OTP)**

The processors feature 7K bits of one-time-programmable (OTP) memory which is memory-map accessible. This memory stores a unique chip identification and supports secure-boot and secure operation.

### **I/O Memory Space**

The static memory controller (SMC) is programmed to control up to two blocks of external memories or memory-mapped devices, with flexible timing parameters. Each block occupies an 8K byte segment regardless of the size of the device used. Mapped I/Os also include PCIe data and SPI2 memory address space. See [Table 7](#).

**SYSTEM MEMORY MAP**

**Table 4. L1 Block 0, 1, 2, and 3 SHARC Addressing Memory Map (Private Address Space)**

Memory	Long Word (64 Bits)	Extended Precision/ISA Code (48 Bits)	Normal Word (32 Bits)	Short Word/VISA Code (16 Bits)	Byte Access (8 Bits)
L1 Block 0 SRAM (1.5 Mb)	0x00048000–0x0004DFFF	0x00090000–0x00097FFF	0x00090000–0x0009BFFF	0x00120000–0x00137FFF	0x00240000–0x0026FFFF
L1 Block 1 SRAM (1.5 Mb)	0x00058000–0x0005DFFF	0x000B0000–0x000B7FFF	0x000B0000–0x000BBFFF	0x00160000–0x00177FFF	0x002C0000–0x002EFFFF
L1 Block 2 SRAM (1 Mb)	0x00060000–0x00063FFF	0x000C0000–0x000C5554	0x000C0000–0x000C7FFF	0x00180000–0x0018FFFF	0x00300000–0x0031FFFF
L1 Block 3 SRAM (1 Mb)	0x00070000–0x00073FFF	0x000E0000–0x000E5554	0x000E0000–0x000E7FFF	0x001C0000–0x001CFFFF	0x00380000–0x0039FFFF

**Table 5. L2 Memory Addressing Map**

Memory	Byte Address Space ARM – Data Access and Instruction Fetch SHARC – Data Access	Normal Word Address Space for Data Access SHARC	Instruction Fetch VISA Address Space SHARC	Instruction Fetch ISA Address Space SHARC
L2 Boot-ROM0 <sup>1</sup>	ARM: 0x00000000–0x00007FFF	0x08000000–0x08001FFF	0x00B80000–0x00B83FFF	0x00580000–0x00581555
	SHARC/DMA: 0x20000000–0x20007FFF			
L2 RAM (2 Mb)	0x20080000–0x200BFFFF	0x08020000–0x0802FFFF	0x00BA0000–0x00BBFFFF	0x005A0000–0x005AAAF
Boot ROM1	0x20100000–0x20107FFF	0x08040000–0x08041FFF	0x00B00000–0x00B03FFF	0x00500000–0x00501555
L2 ROM1	0x20180000–0x201BFFFF	0x08060000–0x0806FFFF	0x00B20000–0x00B3FFFF	0x00520000–0x0052AAAF
Boot ROM2	0x20200000–0x20207FFF	0x08080000–0x08081FFF	0x00B40000–0x00B43FFF	0x00540000–0x00541555
L2 ROM2	0x20280000–0x202BFFFF	0x080A0000–0x080AFFFF	0x00B60000–0x00B7FFFF	0x00560000–0x0056AAAF

<sup>1</sup>From the ARM point of view, L2 Boot-ROM0 byte address space is 0x 0000 0000–0x 0000 7FFF.

**Table 6. SHARC L1 Memory in Multiprocessor Space**

		Memory Block	Byte Address Space for ARM and SHARC	Normal Word Address Space for SHARC
L1 Memory of SHARC1 in Multiprocessor Space	Address via Slave1 Port	Block0	0x28240000–0x28270000	0x0A090000–0x0A09C000
		Block1	0x282C0000–0x282F0000	0x0A0B0000–0x0A0BC000
		Block2	0x28300000–0x28320000	0x0A0C0000–0x0A0C8000
		Block3	0x28380000–0x283A0000	0x0A0E0000–0x0A0E8000
	Address via Slave2 Port	Block0	0x28640000–0x28670000	0x0A190000–0x0A19C000
		Block1	0x286C0000–0x286F0000	0x0A1B0000–0x0A1BC000
		Block2	0x28700000–0x28720000	0x0A1C0000–0x0A1C8000
		Block3	0x28780000–0x287A0000	0x0A1E0000–0x0A1E8000
L1 Memory of SHARC2 in Multiprocessor Space	Address via Slave1 Port	Block0	0x28A40000–0x28A70000	0x0A290000–0x0A29C000
		Block1	0x28AC0000–0x28AF0000	0x0A2B0000–0x0A2BC000
		Block2	0x28B00000–0x28B20000	0x0A2C0000–0x0A2C8000
		Block3	0x28B80000–0x28BA0000	0x0A2E0000–0x0A2E8000
	Address via Slave2 Port	Block0	0x28E40000–0x28E70000	0x0A390000–0x0A39C000
		Block1	0x28EC0000–0x28EF0000	0x0A3B0000–0x0A3BC000
		Block2	0x28F00000–0x28F20000	0x0A3C0000–0x0A3C8000
		Block3	0x28F80000–0x28FA0000	0x0A3E0000–0x0A3E8000

**Table 7. Memory Map of Mapped I/Os**

	Byte Address Space ARM – Data Access and Instruction Fetch SHARC – Data Access	Normal Word Address Space for Data Access SHARC	SHARC Core Instruction Fetch	
			VISA Space	ISA Space
SMC Bank 0 (64 MB)	0x40000000–0x43FFFFFF	0x01000000–0x01FFFFFF	0x00F00000–0x00F3FFFF	0x00700000–0x0073FFFF
SMC Bank 1 (64 MB)	0x44000000–0x47FFFFFF	Not Available	Not Available	Not Available
SMC Bank 2 (64 MB)	0x48000000–0x4BFFFFFF	Not Available	Not Available	Not Available
SMC Bank 3 (64 MB)	0x4C000000–0x4FFFFFFF	Not Available	Not Available	Not Available
PCIe Data (256 MB)	0x50000000–0x5FFFFFFF	0x02000000–0x03FFFFFF	0x00F40000–0x00F7FFFF	0x00740000–0x0077FFFF
SPI2 Memory (512 MB)	0x60000000–0x7FFFFFFF	0x04000000–0x07FFFFFF	0x00F80000–0x00FFFFFF	0x00780000–0x007FFFFFFF

**Table 8. DMC Memory Map**

	Byte Address Space ARM – Data Access and Instruction Fetch SHARC – Data Access	Normal Word Address Space for Data Access SHARC	SHARC Core Instruction Fetch	
			VISA Space	ISA Space
DMC0 – 1 GB	0x80000000–0xBFFFFFFF	0x10000000–0x17FFFFFF	0x00800000–0x00AFFFFFFF	0x00400000–0x004FFFFFFF
DMC1 – 1 GB	0xC0000000–0xFFFFFFFF	0x18000000–0x1FFFFFFF	0x00C00000–0x00EFFFFFFF	0x00600000–0x006FFFFFFF

### System Crossbars (SCB)

The system crossbars (SCB) are the fundamental building blocks of a switch-fabric style for (on-chip) system bus interconnection. The SCBs connect system bus masters to system bus slaves, providing concurrent data transfer between multiple bus masters and multiple bus slaves. A hierarchical model—built from multiple SCBs—provides a power and area efficient system interconnect, which satisfies the performance and flexibility requirements of a specific system.

The SCBs provide the following features:

- Highly efficient, pipelined bus transfer protocol for sustained throughput
- Full-duplex bus operation for flexibility and reduced latency
- Concurrent bus transfer support to allow multiple bus masters to access bus slaves simultaneously
- Protection model (privileged/secure) support for selective bus interconnect protection

### Direct Memory Access (DMA)

The processors use direct memory access (DMA) to transfer data within memory spaces or between a memory space and a peripheral. The processors can specify data transfer operations and return to normal processing while the fully integrated DMA controller carries out the data transfers independent of processor activity.

DMA transfers can occur between memory and a peripheral or between one memory and another memory. Each memory-to-memory DMA stream uses two channels, where one channel is the source channel, and the second is the destination channel.

All DMAs can transport data to and from all on-chip and off-chip memories. Programs can use two types of DMA transfers, descriptor-based or register-based. Register-based DMA allows the processors to program DMA control registers directly to initiate a DMA transfer. On completion, the control registers automatically update with their original setup values for continuous transfer. Descriptor-based DMA transfers require a set of parameters stored within memory to initiate a DMA sequence. Descriptor-based DMA transfers allow multiple DMA sequences to be chained together. Program a DMA channel to set up and start another DMA transfer automatically after the current sequence completes.

The DMA engine supports the following DMA operations:

- A single linear buffer that stops on completion
- A linear buffer with negative, positive or zero stride length
- A circular, auto-refreshing buffer that interrupts when each buffer becomes full
- A similar buffer that interrupts on fractional buffers (for example, 1/2, 1/4)
- 1D DMA: Uses a set of identical ping-pong buffers defined by a linked ring of two-word descriptor sets, each containing a link pointer and an address
- 1D DMA: Uses a linked list of four word descriptor sets containing a link pointer, an address, a length, and a configuration
- 2D DMA: Uses an array of one-word descriptor sets, specifying only the base DMA address
- 2D DMA: Uses a linked list of multiword descriptor sets, specifying everything

### Memory DMA (MDMA)

The processor supports various memory-to-memory DMA operations which include:

- Standard bandwidth MDMA channels with CRC protection (32-bit bus width, run on SCLK0)
- Enhanced bandwidth MDMA channel (32-bit bus width, runs on SYSCLK)
- Maximum bandwidth MDMA channels (64-bit bus width, run on SYCLK, one channel may be assigned to the FFT accelerator)

### Extended Memory DMA

Extended memory DMA supports various operating modes such as delay line (allows processor reads and writes to external delay line buffers and hence to external memory) with limited core interaction and scatter/gather DMA (writes to/from non-contiguous memory blocks).

### CRC Protection

The CRC protection modules allow system software to calculate the signature of code or data or both in memory, the content of memory-mapped registers, or communication message objects periodically. Dedicated hardware circuitry compares the signature with pre-calculated values and triggers appropriate fault events.

For example, every 100 ms the system software initiates the signature calculation of the entire memory contents and compares these contents with expected, pre-calculated values. If a mismatch occurs, a fault condition is generated (through the processor core or the trigger routing unit).

The CRC is a hardware module based on a CRC32 engine that computes the CRC value of the 32-bit data words presented to it. The source channel of the memory-to-memory DMA (in memory scan mode) provides data. The data forwards optionally to the destination channel (memory transfer mode). The main features of the CRC peripheral are:

- Memory scan mode
- Memory transfer mode
- Data verify mode
- Data fill mode
- User-programmable CRC32 polynomial
- Bit/byte mirroring option (endianness)
- Fault/error interrupt mechanisms
- 1D and 2D fill block to initialize array with constants
- 32-bit CRC signature of a block of a memory or MMR block

### Event Handling

The processors provide event handling that supports both nesting and prioritization. Nesting allows multiple event service routines to be active simultaneously. Prioritization ensures that

servicing of a higher-priority event takes precedence over servicing of a lower-priority event. The processors provide support for five different types of events:

- Emulation: An emulation event causes the processors to enter emulation mode, allowing command and control of the processors through the JTAG interface.
- Reset: This event resets the processors.
- Exceptions: Events that occur synchronously to program flow (in other words, the exception is taken before the instruction is allowed to complete). Conditions triggered on the one side by the SHARC+ core, such as data alignment (SIMD/long word) or compute violations (fixed or floating point), and illegal instructions cause core exceptions. Conditions triggered on the other side by the SEC, such as ECC/parity/watchdog/system clock, cause system exceptions.
- Interrupts: Events that occur asynchronously to program flow. They are caused by input signals, timers, and other peripherals, as well as by an explicit software instruction.

### System Event Controller (SEC)

Both SHARC+ cores feature a system event controller. System event controller features include the following:

- Comprehensive system event source management including interrupt enable, fault enable, priority, core mapping and source grouping
- Distributed programming model where each system event source control and all status fields are independent of all others
- Determinism where all system events have the same propagation delay and provide unique identification of a specific system event source
- Slave Control Port which provides access to all SEC registers for configuration, status, and interrupt/fault service model
- Global locking supports a register level protection model to prevent writes to “locked” registers
- Fault management including fault action configuration, time out, external indication, and system reset

### Trigger Routing Unit (TRU)

The TRU provides system-level sequence control without core intervention. The TRU maps trigger masters (generators of triggers) to trigger slaves (receivers of triggers). Slave endpoints can be configured to respond to triggers in various ways. Common applications enabled by the TRU include:

- Automatically triggering the start of a DMA sequence after a sequence from another DMA channel completes
- Software triggering
- Synchronization of concurrent activities

## SECURITY FEATURES

The following sections describe the security features of the ADSP-SC58x/ADSP-2158x processors.

### ARM TrustZone

The ADSP-SC58x processors provide TrustZone technology, which is tightly integrated into the Cortex-A5 processors. This technology enables a secure state which is also extended throughout the system through the AMBA AXI buses and interconnect fabric.

### Crypto Hardware Accelerators

The ADSP-SC58x/ADSP-2158x processors support standards-based hardware-accelerated encryption, decryption, authentication, and true random number generation.

Support for the following hardware-accelerated cryptographic ciphers includes:

- AES in ECB, CBC, ICM, and CTR modes with 128-bit, 192-bit, and 256-bit keys
- DES in ECB and CBC mode with 56-bit key
- 3DES in ECB and CBC mode with 3x 56-bit key
- ARC4 in stateful, stateless mode, up to 128-bit key

Support for the following hardware-accelerated hash functions includes:

- SHA-1
- SHA-2 with 224-bit and 256-bit digest
- HMAC transforms for SHA-1 and SHA-2
- MD5

Public Key Accelerator is available to offload computation-intensive public key cryptography operations.

Both a hardware-based non-deterministic random number generator and pseudo-random number generator are available.

Secure boot is also available with 224-bit elliptic curve digital signatures ensuring integrity and authenticity of the boot stream. Optionally, ensuring confidentiality through AES-128 encryption is available.

Employ secure debug to allow only trusted users to access the system with debug tools.

### System Protection Unit (SPU)

The system protection unit (SPU) guards against accidental or unwanted access to an MMR space of the peripheral by providing a write-protection mechanism. The user can choose and configure the protected peripherals as well as configure which ones of the four system MMR masters (core, memory DMA, and CoreSight debug) the peripherals are guarded against.

The SPU is also part of the security infrastructure. Along with providing write-protection functionality, the SPU is employed to define which resources in the system are secure or non-secure and to block access to secure resources from non-secure masters.

### System Memory Protection Unit (SMPU)

Synonymously, the system memory protection unit (SMPU) provides memory protection against read and/or write transactions to defined regions of memory. There are SMPU units in the ADSP-SC58x/ADSP-2158x processors for each memory space, except for SHARC L1 and SPI direct memory slave.

The SMPU is also part of the security infrastructure. It allows the user to not only protect against arbitrary read and/or write transactions, but it also allows regions of memory to be defined as secure and prevent non-secure masters from accessing those memory regions.

## SAFETY FEATURES

The ADSP-SC58x/ADSP-2158x processors have been designed to support functional safety applications. While the level of safety is mainly dominated by the system concept, the following primitives are provided by the devices to build a robust safety concept.

### Multi-Parity-Bit-Protected SHARC+ Core L1 Memories

In the SHARC+ core L1 memory space, whether SRAM or cache, multiple parity bits protect each word to detect the single event upsets that occur in all RAMs. Parity does not protect the cache tags.

### ECC-Protected L2 Memories

Error correcting codes (ECC) are used to correct single event upsets. A single error correct-double error detect (SEC-DED) code protects the L2 memory. By default ECC is enabled, but it can be disabled on a per-bank basis. Single-bit errors correct transparently. If enabled, dual-bit errors can issue a system event or fault. ECC protection is fully transparent to the user, even if L2 memory is read or written by 8-bit or 16-bit entities.

### CRC-Protected Memories

While parity bit and ECC protection mainly protect against random soft errors in L1 and L2 memory cells, the CRC engines can be used to protect against systematic errors (pointer errors) and static content (instruction code) of L1, L2, and even L3 memories (DDR2, LPDDR). The processors feature two CRC engines which are embedded in the memory-to-memory DMA controllers. CRC checksums can be calculated or compared on the fly during memory transfers, or one or multiple memory regions



#### CAUTION

This product includes security features that can be used to protect embedded nonvolatile memory contents and prevent execution of unauthorized code. When security is enabled on this device (either by the ordering party or the subsequent receiving parties), the ability of Analog Devices to conduct failure analysis on returned devices is limited. Contact Analog Devices for details on the failure analysis limitations for this device.

can be continuously scrubbed by a single DMA work unit as per DMA descriptor chain instructions. The CRC engine also protects data loaded during the boot process.

### Signal Watchdogs

The eight general-purpose timers feature modes to monitor off-chip signals. The watchdog period mode monitors whether external signals toggle with a period within an expected range. The watchdog width mode monitors whether the pulse widths of external signals are within an expected range. Both modes help to detect undesired toggling (or lack thereof) of system-level signals.

### System Event Controller (SEC)

Besides system events the SEC further supports fault management including fault action configuration as timeout, internal indication by system interrupt, or external indication through `SYS_FAULT` pin, and system reset.

## PROCESSOR PERIPHERALS

The following sections describe the peripherals of the ADSP-SC58x/ADSP-2158x processors.

### Dynamic Memory Controller (DMC)

The 16-bit DMC interfaces to:

- LPDDR1 (JESD209A) max freq 200 MHz DDRCLK (64M bit – 2G bit)
- DDR2 (JESD79-2E) max freq 400 MHz DDRCLK (256M bit – 4Gbit)
- DDR3 (JESD79-3E) max freq 450 MHz DDRCLK (512M bit – 8G bit)

See [Table 8](#) for DMC memory map.

### Digital Audio Interface (DAI)

The processor supports two DAI units which are mirrored. Each DAI can connect various peripherals to any of the DAI pins (DAI\_PIN20–PIN01).

Programs make these connections using the signal routing unit (SRU), shown in [Figure 1 on Page 1](#).

The SRU is a matrix routing unit (or group of multiplexers) that enables the peripherals provided by the DAI to interconnect under software control. This functionality allows easy use of the DAI associated peripherals for a much wider variety of applications by using a larger set of algorithms than is possible with nonconfigurable signal paths.

The DAI includes the peripherals described in the following sections. DAI pin buffers 20–19 can be used to change the polarity of the input signals. Signals of the peripherals belonging to different DAIs cannot be interconnected, with few exceptions.

The DAI pin buffers may also be used as GPIO pins. DAI input signals allow the triggering of interrupts on the rising edge, the falling edge, or both edges.

### Serial Ports (SPORT)

The processors feature eight synchronous full serial ports. These ports provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices. These devices include Analog Devices AD19xx/ADAU19xx family of audio codecs, ADCs, and DACs. Two data lines, a clock, and frame sync make up the serial ports. The data lines can be programmed to either transmit or receive and each data line has a dedicated DMA channel.

An individual full SPORT module consists of two independently configurable SPORT halves with identical functionality. Two bidirectional data lines—primary (0) and secondary (1) per SPORT half, configurable as either transmitters or receivers. Therefore, each SPORT half can be configured for two transmitter or two receiver channels, permitting two unidirectional streams into or out of the same full SPORT. This bidirectional functionality provides greater flexibility for serial communications. For full-duplex configuration, one half SPORT provides two transmit signals, while the other half SPORT provides the two receive signals. The frame sync and clock are shared. The maximum SCLK is 1024xFS (TX master, RX slave) and 512xFS (TX slave, RX master).

Serial ports operate in six modes:

- Standard DSP serial mode
- Multichannel (TDM) mode
- I<sup>2</sup>S mode
- Packed I<sup>2</sup>S mode
- Left-justified mode
- Right-justified mode

### Asynchronous Sample Rate Converter (ASRC)

The asynchronous sample rate converter (ASRC) contains eight ASRC blocks. It is the same core as used in the AD1896 192 kHz stereo asynchronous sample rate converter. It provides up to 140 dB SNR. The ASRC block performs synchronous or asynchronous sample rate conversion across independent stereo channels, without using internal processor resources. The SRC blocks can also be configured to operate together to convert multichannel audio data without phase mismatches. Finally, the ASRC can be used to clean up audio data from jittery clock sources such as the S/PDIF receiver.

### S/PDIF-Compatible Digital Audio Receiver/Transmitter

The Sony/Philips Digital Interface (S/PDIF) is a standard audio data transfer format that allows the transfer of digital audio signals from one device to another without having to convert them to an analog signal. There are two S/PDIF Tx/Rx blocks on the processor. The digital audio interface carries three types of information: audio data, non-audio data (compressed data), and timing information.

The S/PDIF interface supports one stereo channel or compressed audio streams. The S/PDIF transmitter and receiver are AES3-compliant. The S/PDIF receiver supports professional jitter standard.

The S/PDIF receiver/transmitter has no separate DMA channels. It receives audio data in serial format and converts it into a biphasic encoded signal. The serial data input to the receiver/transmitter can be formatted as left-justified, I<sup>2</sup>S or right-justified with word widths of 16, 18, 20, or 24 bits. The serial data, clock, and frame sync inputs to the S/PDIF receiver/transmitter are routed through the signal routing unit (SRU). They can come from various sources, such as the SPORTs, external pins, and the precision clock generators (PCGs), and are controlled by the SRU control registers.

### **Precision Clock Generators (PCG)**

The precision clock generators (PCG) consist of four units, units A/B located in DAI0, and units C/D located into DAI1. The PCG can generate a pair of signals (clock and frame sync) derived from a clock input signal (CLKIN1-0, SCLK0, DAI pin buffer). Each unit can also access the opposite DAI unit. All units are identical in functionality and operate independently of each other. The two signals generated by each unit are normally used as a serial bit clock/frame sync pair.

### **Parallel Peripheral Interface (PPI)**

The processors provide a parallel peripheral interface (PPI) that supports data widths up to 24 bits. The PPI supports direct connection to TFT LCD panels, parallel analog-to-digital and digital-to-analog converters, video encoders and decoders, image sensor modules and other general-purpose peripherals.

The features supported in the PPI module include:

- Programmable data length: 8 bits, 10 bits, 12 bits, 14 bits, 16 bits, 18 bits and 24 bits per clock
- Various framed, non-framed, and general-purpose operating modes. Frame syncs can be generated internally or can be supplied by an external device.
- ITU-656 status word error detection and correction for ITU-656 receive modes and ITU-656 preamble and status word decode
- Optional packing and unpacking of data to/from 32 bits from/to 8 bits, 16 bits, and 24 bits. If packing/unpacking is enabled, endianness can be configured to change the order of packing/unpacking of bytes/words.
- RGB888 can be converted to RGB666 or RGB565 for transmit modes.
- Various de-interleaving/interleaving modes for receiving/transmitting 4:2:2 YCrCb data
- Configurable LCD data enable (DEN) output available on Frame Sync 3

### **UART Ports**

The processors provide three full-duplex universal asynchronous receiver/transmitter (UART) ports, which are fully compatible with PC-standard UARTs. Each UART port provides a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA-supported, asynchronous transfers of serial data. A UART port includes support for five to eight data bits, and none, even, or odd parity. Optionally, an

additional address bit can be transferred to interrupt only addressed nodes in multi-drop bus (MDB) systems. A frame is terminated by a configurable number of stop bits.

The UART ports support automatic hardware flow control through the clear-to-send (CTS) input and request-to-send (RTS) output with programmable assertion FIFO levels.

To help support the Local Interconnect Network (LIN) protocols, a special command causes the transmitter to queue a break command of programmable bit length into the transmit buffer. Similarly, the number of stop bits can be extended by a programmable inter-frame space.

### **Serial Peripheral Interface (SPI) Ports**

The processors have three industry-standard SPI-compatible ports that allow it to communicate with multiple SPI-compatible devices.

The baseline SPI peripheral is a synchronous, four-wire interface consisting of two data pins, one device select pin, and a gated clock pin. The two data pins allow full-duplex operation to other SPI-compatible devices. An extra two (optional) data pins are provided to support quad SPI operation. Enhanced modes of operation such as flow control, fast mode, and dual-I/O mode (DIOM) are also supported. In addition, a direct memory access (DMA) mode allows for transferring several words with minimal CPU interaction.

With a range of configurable options, the SPI ports provide a glueless hardware interface with other SPI-compatible devices in master mode, slave mode, and multimaster environments. The SPI peripheral includes programmable baud rates, clock phase, and clock polarity. The peripheral can operate in a multimaster environment by interfacing with several other devices, acting as either a master device or a slave device. In a multimaster environment, the SPI peripheral uses open-drain outputs to avoid data bus contention. The flow control features enable slow slave devices to interface with fast master devices by providing an SPI Ready pin which flexibly controls the transfers.

The baud rate and clock phase/polarities of the SPI port are programmable. The port has integrated DMA channels for both transmit and receive data streams.

### **Link Ports (LP)**

Two 8-bit wide link ports can connect to the link ports of other DSPs or peripherals. Link ports are bidirectional ports having eight data lines, an acknowledge line, and a clock line.

### **ADC Control Module (ACM) Interface**

The ADC control module (ACM) provides an interface that synchronizes the controls between the processors and an analog-to-digital converter (ADC). The analog-to-digital conversions are initiated by the processors, based on external or internal events.

The ACM allows for flexible scheduling of sampling instants and provides precise sampling signals to the ADC.

The ACM synchronizes the ADC conversion process, generating the ADC controls, the ADC conversion start signal, and other signals. The actual data acquisition from the ADC is done by an internal DAI routing of ACM with SPORT0.

The processors interface directly to many ADCs without any glue logic required.

### 3-Phase Pulse Width Modulator (PWM) Units

The pulse width modulator (PWM) module is a flexible and programmable waveform generator. With minimal CPU intervention the PWM peripheral is capable of generating complex waveforms for motor control, pulse coded modulation (PCM), digital-to-analog Conversion (DAC), power switching and power conversion. The PWM module has four PWM pairs capable of 3-phase PWM generation for source inverters for AC induction and DC brushless motors.

Each of the three 3-phase PWM generation units features:

- 16-bit center-based PWM generation unit
- Programmable PWM pulse width
- Single update mode with option for asymmetric duty
- Programmable dead time and switching frequency
- Programmable dead time per channel
- Twos-complement implementation which permits smooth transition to full ON and full OFF states
- Dedicated asynchronous PWM shutdown signal

### Ethernet MAC (EMAC)

The processor features two EMACs: 10/100 Std Ethernet and 10/100/1000 Std/AVB Ethernet with precision time protocol IEEE-1588.

The processors can directly connect to a network by way of an embedded fast Ethernet media access controller (MAC) that supports 10-BaseT (10M bits/sec), 100-BaseT (100M bits/sec) and 1000-BaseT (1G bits/sec) operations. The 10/100 Ethernet MAC peripheral on the processors is fully compliant to the IEEE 802.3-2002 standard. The peripheral provides programmable features designed to minimize supervision, bus use, or message processing by the rest of the processor system.

Some standard features are:

- Support and RMI/ RGMII protocols for external PHYs
- Full duplex and half-duplex modes
- Media access management (in half-duplex operation)
- Flow control
- Station management: generation of MDC/MDIO frames for read-write access to PHY registers

Some advanced features are:

- Automatic checksum computation of IP header and IP payload fields of RX frames
- Independent 32-bit descriptor-driven receive and transmit DMA channels

- Frame status delivery to memory through DMA, including frame completion semaphores for efficient buffer queue management in software
- TX DMA support for separate descriptors for MAC header and payload to eliminate buffer copy operations
- Convenient frame alignment modes
- 47 MAC management statistics counters with selectable clear-on-read behavior and programmable interrupts on half maximum value
- Advanced power management
- Magic packet detection and wakeup frame filtering
- Support for 802.3Q tagged VLAN frames
- Programmable MDC clock rate and preamble suppression

### Audio Video Bridging (AVB) Support (10/100/1000 EMAC Only)

The 10/100/1000 EMAC supports the following audio video (AVB) features:

- Separate channels or queues for AV data transfer in 100 Mbps and 1000 Mbps modes
- IEEE 802.1-Qav specified credit-based shaper (CBS) algorithm for the additional transmit channels
- Configuring up to two additional channels (Channel 1 and Channel 2) on the transmit and receive paths for AV traffic. Channel 0 is available by default and carries the legacy best-effort Ethernet traffic on the transmit side.
- Separate DMA, Tx FIFO, and Rx FIFO for AVB latency class
- Programmable control to route received VLAN tagged non-AV packets to channels or queues

### Precision Time Protocol IEEE 1588 Support

The IEEE 1588 standard is a precision clock synchronization protocol for networked measurement and control systems. The processors include hardware support for IEEE 1588 with an integrated precision time protocol synchronization engine (PTP\_TSYNC). This engine provides hardware assisted time stamping to improve the accuracy of clock synchronization between PTP nodes. The main features of the engine are:

- Support for both IEEE 1588-2002 and IEEE 1588-2008 protocol standards
- Hardware assisted time stamping capable of up to 12.5 ns resolution
- Lock adjustment
- Automatic detection of IPv4 and IPv6 packets, as well as PTP messages
- Multiple input clock sources (SCLK0, RGMII, RMI, RMII clock, external clock)
- Programmable pulse per second (PPS) output
- Auxiliary snapshot to time stamp external events

### **Controller Area Network (CAN)**

There are two CAN modules. A CAN controller implements the CAN 2.0B (active) protocol. This protocol is an asynchronous communications protocol used in both industrial and automotive control systems. The CAN protocol is well suited for control applications due to its capability to communicate reliably over a network. This is because the protocol incorporates CRC checking, message error tracking, and fault node confinement.

The CAN controller offers the following features:

- 32 mailboxes (8 receive only, 8 transmit only, 16 configurable for receive or transmit)
- Dedicated acceptance masks for each mailbox
- Additional data filtering on first two bytes
- Support for both the standard (11-bit) and extended (29-bit) identifier (ID) message formats
- Support for remote frames
- Active or passive network support
- Interrupts, including: TX complete, RX complete, error and global

An additional crystal is not required to supply the CAN clock, as the CAN clock is derived from a system clock through a programmable divider.

### **Timers**

The processors include several timers which are described in the following sections.

#### **General-Purpose Timers (TIMER)**

There is one GP timer unit, and it provides eight general-purpose programmable timers. Each timer has an external pin that can be configured either as a pulse width modulator (PWM) or timer output, as an input to clock the timer, or as a mechanism for measuring pulse widths and periods of external events. These timers can be synchronized to an external clock input on the TIMER\_TMRx pins, an external TIMER\_CLK input pin, or to the internal SCLK0.

These timer units can be used in conjunction with the UARTs and the CAN controller to measure the width of the pulses in the data stream to provide a software auto-baud detect function for the respective serial channels.

The GP timers can generate interrupts to the processor core, providing periodic events for synchronization to either the system clock or to external signals. Timer events can also trigger other peripherals via the TRU (for instance, to signal a fault). Each timer may also be started and/or stopped by any TRU master without core intervention.

#### **Watchdog Timer (WDT)**

Two on-chip software watchdog timers can be used by the ARM and/or SHARC+ cores. A software watchdog can improve system availability by forcing the processors to a known state, via a general-purpose interrupt, or a fault, if the timer expires before being reset by software. The programmer initializes the count

value of the timer, enables the appropriate interrupt, then enables the timer. Thereafter, the software must reload the counter before it counts down to zero from the programmed value. This protects the system from remaining in an unknown state where software that would normally reset the timer has stopped running due to an external noise condition or software error.

#### **General-Purpose Counters (CNT)**

A 32-bit counter is provided that can operate in general-purpose up/down count modes and can sense 2-bit quadrature or binary codes as typically emitted by industrial drives or manual thumbwheels. Count direction is either controlled by a level-sensitive input pin or by two edge detectors.

A third counter input can provide flexible zero marker support and can alternatively be used to input the push-button signal of thumbwheel devices. All three pins have a programmable debouncing circuit.

Internal signals forwarded to a GP timer enable this timer to measure the intervals between count events. Boundary registers enable auto-zero operation or simple system warning by interrupts when programmed count values are exceeded.

#### **PCI Express (PCIe)**

A PCI express interface is available on some product variants. This single, bidirectional lane can be configured to be either a root complex (RC) or end point (EP) system. The interface has the following features:

- Compliance with the PCI Express Base Specification 3.0
- Support for transfers at either 2.5 Gbps (Gen 1.1) or 5.0 Gbps (Gen 2) in each direction
- Support for 8b/10b encode and decode
- Lane reversal and lane polarity inversion
- Flow control of data in both the transmit and receive directions
- Support for removal of corrupted packets for error detection and recovery
- Maximum transaction payload of 256 bytes

#### **Housekeeping Analog-to-Digital Converter (HADC)**

The HADC provides a general-purpose, multichannel successive approximation A-to-D converter. It supports the following set of features:

- 12-bit ADC core (10-bit accuracy) with built in sample and hold
- 8 single-ended input channels that can be extended to 15 channels by adding an external channel multiplexer
- Throughput rates up to 1 MSPS
- Single external reference with analog inputs between 0 and 3.3 V
- Selectable ADC clock frequency including the ability to program a pre-scaler

- Adaptable conversion type: allows single or continuous conversion with option of autoscan
- Auto sequencing capability with up to 15 autoconversions in a single session. Each conversion can be programmed to select any 1–15 input channels.
- 16 data registers (individually addressable) to store conversion values

### **USB 2.0 On-the-Go Dual-Role Device Controller**

There are two USB modules + PHY. USB0 supports HS/FS/LS USB2.0 OTG and USB1 supports HS/FS USB2.0 only and can be programmed to be a host or device.

Each USB 2.0 OTG dual-role device controller provides a low-cost connectivity solution for the growing adoption of this bus standard in industrial applications, as well as consumer mobile devices such as cell phones, digital still cameras, and MP3 players. The USB 2.0 controller allows these devices to transfer data using a point-to-point USB connection without the need for a PC host. The module can operate in a traditional USB peripheral-only mode as well as the host mode presented in the on-the-go (OTG) supplement to the USB 2.0 specification.

The USB clock is provided through a dedicated external crystal or crystal oscillator.

The USB on-the-go dual-role device controller includes a phase locked loop with programmable multipliers to generate the necessary internal clocking frequency for USB.

### **Media Local Bus (MLB)**

The automotive model has a MLB slave interface which allows the processors to function as a media local bus device. It includes support for both 3-pin and 6-pin media local bus protocols. MLB 3-pin supports speeds up to  $1024 \times FS$  and 6-pin up to  $4096 \times FS$  (48 kHz). MLB also supports up to 63 logical channels, with up to 468 bytes of data per media local bus frame.

The MLB interface supports MOST25/50/150 data rates and operates in slave mode only.

### **2-Wire Controller Interface (TWI)**

The processors include three 2-wire interface (TWI) modules for providing a simple exchange method of control data between multiple devices. The TWI module is compatible with the widely used I<sup>2</sup>C bus standard. The TWI module offers the capabilities of simultaneous master and slave operation and support for both 7-bit addressing and multimedia data arbitration. The TWI interface utilizes two pins for transferring clock (TWI\_SCL) and data (TWI\_SDA) and supports the protocol at speeds up to 400k bits/sec. The TWI interface pins are compatible with 5 V logic levels.

Additionally, the TWI module is fully compatible with serial camera control bus (SCCB) functionality for easier control of various CMOS camera sensor devices.

### **General-Purpose I/O (GPIO)**

Each general-purpose port pin can be individually controlled by manipulation of the port control, status, and interrupt registers:

- GPIO direction control register: Specifies the direction of each individual GPIO pin as input or output.
- GPIO control and status registers: A “write one to modify” mechanism allows any combination of individual GPIO pins to be modified in a single instruction, without affecting the level of any other GPIO pins.
- GPIO interrupt mask registers: Allow each individual GPIO pin to function as an interrupt to the processors. GPIO pins defined as inputs can be configured to generate hardware interrupts, while output pins can be triggered by software interrupts.
- GPIO interrupt sensitivity registers: Specify whether individual pins are level- or edge-sensitive and specify—if edge-sensitive—whether just the rising edge or both the rising and falling edges of the signal are significant.

### **Pin Interrupts**

Every port pin on the processors can request interrupts in either an edge-sensitive or a level-sensitive manner with programmable polarity. Interrupt functionality is decoupled from GPIO operation. Six system-level interrupt channels (PINT0–5) are reserved for this purpose. Each of these interrupt channels can manage up to 32 interrupt pins. The assignment from pin to interrupt is not performed on a pin-by-pin basis. Rather, groups of eight pins (half ports) can be flexibly assigned to interrupt channels.

Every pin interrupt channel features a special set of 32-bit memory-mapped registers that enable half-port assignment and interrupt management. This includes masking, identification, and clearing of requests. These registers also enable access to the respective pin states and use of the interrupt latches, regardless of whether the interrupt is masked or not. Most control registers feature multiple MMR address entries to write-one-to-set or write-one-to-clear them individually.

### **Mobile Storage Interface (MSI)**

The mobile storage interface (MSI) controller acts as the host interface for multimedia cards (MMC), secure digital memory cards (SD), and secure digital input/output cards (SDIO). The MSI controller has the following features:

- Support for a single MMC, SD memory, SDIO card
- Support for 1-bit and 4-bit SD modes
- Support for 1-bit, 4-bit, and 8-bit MMC modes
- Support for eMMC 4.3 embedded NAND flash devices
- An 11-signal external interface with clock, command, optional interrupt, and up to 8 data lines
- Integrated DMA controller
- Card interface clock generation from CLK09 from CDU
- SDIO interrupt and read wait features

## SYSTEM ACCELERATION

The following sections describe the system acceleration blocks of the ADSP-SC58x/ADSP-2158x processors.

### **FFT Accelerator**

A high performance FFT/IFFT accelerator is available to greatly improve the overall floating-point computation power of the ADSP-SC58x/ADSP-2158x processors.

In addition, the following features are available to improve the overall performance of the accelerator:

- Support for the IEEE-754/854 single-precision floating-point data format
- Automatic twiddle factor generation to reduce system bandwidth
- Support for a vector complex multiply for windowing and frequency domain filtering
- Ability to pipeline the data flow. This allows the accelerator to bring in a new data set while the current set is being processed and the previous set is being sent out to memory. This can provide a significant system-level performance improvement.
- Ability to output the result as the magnitude squared of the complex samples
- Dedicated, high-speed DMA controller with 64-bit buses that can read and write data from any memory space

The FFT accelerator can be run concurrently with the other accelerators on these processors.

### **FIR Accelerator**

The FIR (finite impulse response) accelerator consists of a 1024 word coefficient memory, a 1024 word deep delay line for the data, and four MAC units. A controller manages the accelerator. The FIR accelerator runs at the peripheral clock frequency. It can access all memory spaces and can run simultaneously with other accelerators.

### **IIR Accelerator**

The IIR (infinite impulse response) accelerator consists of a 1440 word coefficient memory for storage of biquad coefficients, a data memory for storing the intermediate data, and one MAC unit. A controller manages the accelerator. The IIR accelerator runs at the peripheral clock frequency. It can access all memory spaces and can run simultaneously with other accelerators.

### **Harmonic Analysis Engine (HAE)**

The harmonic analysis engine (HAE) block receives 8 kHz input samples from two source signals whose frequencies are between 45 Hz and 65 Hz. The HAE will then process the input samples and produce output results. The output results consist of power quality measurements of the fundamental and up to 12 additional harmonics.

### **Sinus Cardinalis (SINC) Filter**

The SINC module processes four bit streams using a pair of configurable SINC filters for each bitstream. The purpose of the primary SINC filter of each pair is to produce the filtered and decimated output for the pair. The output may be decimated to any integer rate between 8 and 256 times lower than the input rate. Greater decimation allows greater removal of noise and therefore greater ENOB.

Optional additional filtering outside the SINC module may be used to further increase ENOB. The primary SINC filter output is accessible through transfer to processor memory, or to another peripheral, via DMA.

Each of the four channels is also provided with a low-latency secondary filter with programmable positive and negative over-range detection comparators. These limit detection events can be used to interrupt the core, generate a trigger, or signal a system fault.

### **Digital Transmission Content Protection (DTCP)**

The ADSP-SC58x/ADSP-2158x processors support the AES128 data cipher engine.

The DTCP specification defines a cryptographic protocol for protecting audio entertainment content from illegal copying, intercepting, and tampering as it traverses high performance digital buses, such as the IEEE 1394 standard. Only legitimate entertainment content delivered to a source device via another approved copy protection system (such as the DVD content scrambling system) is protected by this copy protection system.

Contact Analog Devices for more information on DTCP.

## SYSTEM DESIGN

The following sections provide an introduction to system design options and power supply issues.

### **Clock Management**

The processors provide three operating modes, each with a different performance/power profile. Control of clocking to each of the processor peripherals also reduces power consumption. The processors do not support any low power operation modes. Control of clocking to each of the processor peripherals can reduce the power consumption.

### **Reset Control Unit (RCU)**

Reset is the initial state of the whole processor or the core and is the result of a hardware- or software-triggered event. In this state, all control registers are set to their default values and functional units are idle. Exiting a full system reset starts with the core being ready to boot.

The reset control unit (RCU) controls how all the functional units enter and exit reset. Differences in functional requirements and clocking constraints define how reset signals are generated. Programs must guarantee that none of the reset functions puts the system into an undefined state or causes resources to stall. This is particularly important when the core is reset (programs must ensure that there is no pending system activity involving the core when it is being reset).

From a system perspective reset is defined by both the reset target and the reset source as described below.

Target defined:

- System reset: All functional units except the RCU are set to their default states.
- Hardware reset: All functional units are set to their default states without exception. History is lost.
- Core-only reset: Affects the core only. The system software should guarantee that the core, while in reset state, is not accessed by any bus master.


Source defined:

- System reset: May be triggered by software (writing to the RCU\_CTL register) or by another functional unit such as the dynamic power management (DPM) unit or any of the system event controllers (SEC), trigger routing unit (TRU), or emulator inputs.
- Hardware reset: The  $\overline{\text{SYS\_HWRST}}$  input signal is asserted active (pulled down).
- Core-only reset: Triggered by software.
- Trigger request (peripheral).

### Real-Time Clock (RTC)

The real-time clock (RTC) provides a robust set of digital watch features, including current time, stopwatch, and alarm. The RTC is clocked by a 32.768 kHz crystal external to the processor. Connect RTC pins RTC0\_CLKIN and RTC0\_XTAL with external components as shown in Figure 6.

The RTC peripheral has dedicated power supply pins so that it can remain powered up and clocked even when the rest of the processor is in a low power state. The RTC provides several programmable interrupt options, including interrupt per second, minute, hour, or day clock ticks, interrupt on programmable stopwatch countdown, or interrupt at a programmed alarm time.



NOTE: C1 AND C2 ARE SPECIFIC TO CRYSTAL SPECIFIED FOR X1. CONTACT CRYSTAL MANUFACTURER FOR DETAILS.

Figure 6. External Components for RTC

The 32.768 kHz input clock frequency is divided down to a 1 Hz signal by a prescaler. The counter function of the timer consists of four counters: a 60-second counter, a 60-minute counter, a 24-hour counter, and a 32,768-day counter. When the alarm interrupt is enabled, the alarm function generates an interrupt when the output of the timer matches the programmed value in

the alarm control register. There are two alarms: The first alarm is for a time of day. The second alarm is for a day and time of that day.

The stopwatch function counts down from a programmed value, with one-second resolution. When the stopwatch interrupt is enabled and the counter underflows, an interrupt is generated.

### Clock Generation Unit (CGU)

The ADSP-SC58x/ADSP-2158x processors support two independent PLLs. Each PLL is part of a clock generation unit (CGU). (Refer to Figure 8 on Page 82.) Each CGU can either be driven externally by the same clock source or each can be driven by separate sources. This provides flexibility in determining the internal clocking frequencies for each clock domain.

Frequencies generated by each CGU are derived from a common multiplier with different divider values available for each output.

The clock generation unit (CGU) generates all on-chip clocks and synchronization signals. Multiplication factors are programmed to define the PLLCLK frequency.

Programmable values divide the PLLCLK frequency to generate the core clock (CCLK), the system clocks, the DDR1/2/3 clock (DCLK), and the output clock (OCLK). For more information on clocking, refer to the Clock Generation Unit (CGU) chapter of the hardware reference manual.


Writing to the CGU control registers does not affect the behavior of the PLL immediately. Registers are first programmed with a new value, and the PLL logic executes the changes so that it transitions smoothly from the current conditions to the new conditions.

### System Crystal Oscillator and USB Crystal Oscillator

The processor can be clocked by an external crystal, (Figure 7) a sine wave input, or a buffered, shaped clock derived from an external clock oscillator. If an external clock is used, it should be a TTL compatible signal and must not be halted, changed, or operated below the specified frequency during normal operation. This signal is connected to the SYS\_CLKIN pin of the processor. When an external clock is used, the SYS\_XTAL pin must be left unconnected. Alternatively, because the processor includes an on-chip oscillator circuit, an external crystal may be used.

For fundamental frequency operation, use the circuit shown in Figure 7. A parallel-resonant, fundamental frequency, micro-processor grade crystal is connected across the SYS\_CLKIN and SYS\_XTAL pins. The on-chip resistance between SYS\_CLKIN and the SYS\_XTAL pin is in the 500 kΩ range. Further parallel resistors are typically not recommended.

The two capacitors and the series resistor shown in Figure 7 fine-tune phase and amplitude of the sine frequency. The capacitor and resistor values shown in Figure 7 are typical values only. The capacitor values are dependent upon the load capacitance recommendations of the crystal manufacturer and the PCB physical layout. The resistor value depends on the drive



NOTE: VALUES MARKED WITH \* MUST BE CUSTOMIZED, DEPENDING ON THE CRYSTAL AND LAYOUT. ANALYZE CAREFULLY. FOR FREQUENCIES ABOVE 33 MHz, THE SUGGESTED CAPACITOR VALUE OF 18pF SHOULD BE TREATED AS A MAXIMUM.

Figure 7. External Crystal Connection

level specified by the crystal manufacturer. The user should verify the customized values based on careful investigations on multiple devices over the required temperature range.

A third-overtone crystal can be used for frequencies above 25 MHz. The circuit is then modified to ensure crystal operation only at the third overtone by adding a tuned inductor circuit as shown in Figure 7. A design procedure for third-overtone operation is discussed in detail in application note “Using Third Overtone Crystals with the ADSP-218x DSP” (EE-168). The same recommendations may be used for the USB crystal oscillator.

### Clock Distribution Unit (CDU)

The two CGUs each provide outputs which feed a clock distribution unit (CDU). The clock outputs CLK00-9 are connected to various targets. For more information, refer to the Clock Distribution Unit (CDU) chapter of the hardware reference manual.

### Power-Up

XTAL oscillations (SYS\_CLKIN) start when power is applied to the  $V_{DD\_EXT}$  pins. The rising edge of  $\overline{SYS\_HWRST}$  starts on-chip PLL locking (PLL lock counter). The deassertion should apply only if all voltage supplies and SYS\_CLKIN oscillations are valid (refer to Power-Up Reset Timing on Page 88).

### Clock Out/External Clock

The SYS\_CLKOUT output pin has programmable options to output divided-down versions of the on-chip clocks. By default, the SYS\_CLKOUT pin drives a buffered version of the SYS\_CLKIN0 input. Refer to the Clock Distribution Unit (CDU) chapter in the hardware reference manual to change the default mapping of clocks.

### Booting

The processors have several mechanisms for automatically loading internal and external memory after a reset. The boot mode is defined by the SYS\_BMODE input pins dedicated for this purpose. There are two categories of boot modes. In master boot mode, the processor actively loads data from serial memories. In slave boot modes, the processors receive data from external host devices.

The boot modes are shown in Table 9. These modes are implemented by the SYS\_BMODE bits of the reset configuration register and are sampled during power-on resets and software-initiated resets.

In the ADSP-SC58x processors, the ARM Cortex-A5 (core 0) controls the boot process, including loading all internal and external memory. Likewise, in the ADSP-2158x processors, the SHARC+ (core 1) controls the boot function. The option for secure boot is available on all products.

Table 9. Boot Modes

SYS_BMODE Setting	Boot Mode
000	No boot
001	SPI2 Master
010	SPI2 Slave
011	Reserved
100	Reserved
101	Reserved
110	Link0 Slave
111	UART0 Slave

### Thermal Monitoring Unit (TMU)

The thermal monitoring unit provides on-chip temp measurement which is important in applications that require substantial power consumption. The TMU is integrated into the processor die and digital infrastructure using an MMR-based system access to measure the die temperature variations in real-time.

TMU features include:

- On-chip temperature sensing
- Programmable over-temperature and under-temperature limits
- Programmable conversion rate
- Programmable clock source selection to run the sensor off an independent local clock
- Averaging feature available

### Power Supplies

The processors have separate power supply connections for:

- Internal ( $V_{DD\_INT}$ )
- External ( $V_{DD\_EXT}$ )
- USB ( $V_{DD\_USB}$ )
- HADC ( $V_{DD\_HADC}$ )

- RTC ( $V_{DD\_RTC}$ )
- DMC ( $V_{DD\_DMC}$ )
- PCIe ( $V_{DD\_PCIe}$ ,  $V_{DD\_PCIe\_TX}$  and  $V_{DD\_PCIe\_RX}$ )

All the power supplies should meet the specifications provided in [Operating Conditions on Page 80](#). All the external supply pins must be connected to the same power supply.

### Power Management

As shown in [Table 10](#), the processor supports four different power domains, which maximizes flexibility while maintaining compliance with industry standards and conventions. There are no sequencing requirements for the various power domains, but all domains must be powered according to the appropriate [Specifications](#) table for processor operating conditions; even if the feature/peripheral is not used.

**Table 10. Power Domains**

Power Domain	V <sub>DD</sub> Range
All internal logic	V <sub>DD\_INT</sub>
DDR3/DDR2/LPDDR	V <sub>DD\_DMC</sub>
USB	V <sub>DD\_USB</sub>
HADC	V <sub>DD\_HADC</sub>
RTC	V <sub>DD\_RTC</sub>
PCIe_TX	V <sub>DD\_PCIe\_TX</sub>
PCIe_RX	V <sub>DD\_PCIe\_RX</sub>
PCIe	V <sub>DD\_PCIe</sub>
All other I/O (includes SYS, JTAG, and Ports pins)	V <sub>DD\_EXT</sub>

The power dissipated by a processor is largely a function of its clock frequency and the square of the operating voltage. For example, reducing the clock frequency by 25% results in a 25% reduction in dynamic power dissipation.

### Target Board JTAG Emulator Connector

Analog Devices DSP Tools product line of JTAG emulators uses the IEEE 1149.1 JTAG test access port of the processor to monitor and control the target board processor during emulation. Analog Devices DSP Tools product line of JTAG emulators provides emulation at full processor speed, allowing inspection and modification of memory, registers, and processor stacks. The processor’s JTAG interface ensures that the emulator will not affect target system loading or timing.

For complete information on Analog Devices’ SHARC DSP Tools product line of JTAG emulator operation, see the appropriate Emulator Hardware User’s Guide.

## SYSTEM DEBUG

The processors include various features that allow for easy system debug. These are described in the following sections.

### System Watchpoint Unit (SWU)

The system watchpoint unit (SWU) is a single module which connects to a single system bus and provides for transaction monitoring. One SWU is attached to the bus going to each system slave. The SWU provides ports for all system bus address channel signals. Each SWU contains four match groups of registers with associated hardware. These four SWU match groups operate independently, but share common event (interrupt, trigger and others) outputs.

### Debug Access Port (DAP)

DAP (debug access port) provides IEEE-1149.1 JTAG interface support through its JTAG debug. The DAP provides an optional instrumentation trace for both the core and system. It provides a trace stream that conforms to MIPI System Trace Protocol version 2 (STPv2).

## DEVELOPMENT TOOLS

Analog Devices supports its processors with a complete line of software and hardware development tools, including an integrated development environment (CrossCore® Embedded Studio), evaluation products, emulators, and a wide variety of software add-ins.

### Integrated Development Environments (IDEs)

For C/C++ software writing and editing, code generation, and debug support, Analog Devices offers the CrossCore Embedded Studio IDE.

CrossCore Embedded Studio is based on the Eclipse framework. Supporting most Analog Devices processor families, it is the IDE of choice for processors, including multicore devices. CrossCore Embedded Studio seamlessly integrates available software add-ins to support real time operating systems, file systems, TCP/IP stacks, USB stacks, algorithmic software modules, and evaluation hardware board support packages. For more information visit [www.analog.com/cces](http://www.analog.com/cces).

### EZ-KIT Lite Evaluation Board

For processor evaluation, Analog Devices provides wide range of EZ-KIT Lite® evaluation boards. Including the processor and key peripherals, the evaluation board also supports on-chip emulation capabilities and other evaluation and development features. Also available are various EZ-Extenders®, which are daughter cards delivering additional specialized functionality, including audio and video processing. For more information visit [www.analog.com](http://www.analog.com) and search on “ezkit” or “ezextender”.

### EZ-KIT Lite Evaluation Kits

For a cost-effective way to learn more about developing with Analog Devices processors, Analog Devices offer a range of EZ-KIT Lite evaluation kits. Each evaluation kit includes an EZ-KIT Lite evaluation board, directions for downloading an evaluation version of the available IDE(s), a USB cable, and a power supply. The USB controller on the EZ-KIT Lite board connects to the USB port of the user’s PC, enabling the chosen IDE evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the

EZ-KIT Lite system. It also supports in-circuit programming of the on-board Flash device to store user-specific boot code, enabling standalone operation. With the full version of CrossCore Embedded Studio installed (sold separately), engineers can develop software for supported EZ-KITs or any custom system utilizing supported Analog Devices processors.

### **Software Add-Ins for CrossCore Embedded Studio**

Analog Devices offers software add-ins which seamlessly integrate with CrossCore Embedded Studio to extend its capabilities and reduce development time. Add-ins include board support packages for evaluation hardware, various middleware packages, and algorithmic modules. Documentation, help, configuration dialogs, and coding examples present in these add-ins are viewable through the CrossCore Embedded Studio IDE once the add-in is installed.

### **Board Support Packages for Evaluation Hardware**

Software support for the EZ-KIT Lite evaluation boards and EZ-Extender daughter cards is provided by software add-ins called Board Support Packages (BSPs). The BSPs contain the required drivers, pertinent release notes, and select example code for the given evaluation hardware. A download link for a specific BSP is located on the web page for the associated EZ-KIT or EZ-Extender product. The link is found in the *Product Download* area of the product web page.

### **Middleware Packages**

Analog Devices separately offers middleware add-ins such as real time operating systems, file systems, USB stacks, and TCP/IP stacks. For more information see the following web pages:

- [www.analog.com/ucos2](http://www.analog.com/ucos2)
- [www.analog.com/ucos3](http://www.analog.com/ucos3)
- [www.analog.com/ucfs](http://www.analog.com/ucfs)
- [www.analog.com/ucusbdb](http://www.analog.com/ucusbdb)
- [www.analog.com/ucusbh](http://www.analog.com/ucusbh)
- [www.analog.com/lwip](http://www.analog.com/lwip)

### **Algorithmic Modules**

To speed development, Analog Devices offers add-ins that perform popular audio and video processing algorithms. These are available for use with CrossCore Embedded Studio. For more information visit [www.analog.com](http://www.analog.com) and search on “Blackfin software modules” or “SHARC software modules”.

### **Designing an Emulator-Compatible DSP Board (Target)**

For embedded system test and debug, Analog Devices provides a family of emulators. On each JTAG DSP, Analog Devices supplies an IEEE 1149.1 JTAG Test Access Port (TAP). In-circuit emulation is facilitated by use of this JTAG interface. The emulator accesses the processor’s internal features via the processor’s TAP, allowing the developer to load code, set breakpoints, and view variables, memory, and registers. The processor must be halted to send data and commands, but once an operation is completed by the emulator, the DSP system is set

to run at full speed with no impact on system timing. The emulators require the target board to include a header that supports connection of the DSP’s JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, signal buffering, signal termination, and emulator pod logic, see “[Analog Devices JTAG Emulation Technical Reference](#)” (EE-68). This document is updated regularly to keep pace with improvements to emulator support.

## **ADDITIONAL INFORMATION**

This data sheet provides a general overview of the ADSP-SC58x/ADSP-2158x architecture and functionality. For detailed information on the core architecture and instruction set, refer to the programming reference manual.

## **RELATED SIGNAL CHAINS**

A signal chain is a series of signal-conditioning electronic components that receive input (data acquired from sampling either real-time phenomena or from stored data) in tandem, with the output of one portion of the chain supplying input to the next. Signal chains are often used in signal processing applications to gather and process data or to apply system controls based on analysis of real-time phenomena.

Analog Devices eases signal processing system development by providing signal processing components that are designed to work together well. A tool for viewing relationships between specific applications and related components is available on the [www.analog.com](http://www.analog.com) website.

The application signal chains page in the Circuits from the Lab<sup>®</sup> site (<http://www.analog.com/circuits>) provides:

- Graphical circuit block diagram presentation of signal chains for a variety of circuit types and applications
- Drill down links for components in each chain to selection guides and application information
- Reference designs applying best practice design techniques

## **SECURITY FEATURES DISCLAIMER**

To our knowledge, the Security Features, when used in accordance with the data sheet and hardware reference manual specifications, provide a secure method of implementing code and data safeguards. However, Analog Devices does not guarantee that this technology provides absolute security.

ACCORDINGLY, ANALOG DEVICES HEREBY DISCLAIMS ANY AND ALL EXPRESS AND IMPLIED WARRANTIES THAT THE SECURITY FEATURES CANNOT BE BREACHED, COMPROMISED, OR OTHERWISE CIRCUMVENTED AND IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY LOSS, DAMAGE, DESTRUCTION, OR RELEASE OF DATA, INFORMATION, PHYSICAL PROPERTY, OR INTELLECTUAL PROPERTY.

## ADSP-SC58x/ADSP-2158x DETAILED SIGNAL DESCRIPTIONS

Table 11 provides a detailed description of each pin.

Table 11. ADSP-SC58x/ADSP-2158x Detailed Signal Descriptions

Signal Name	Direction	Description
ACM_A[n]	Output	<b>ADC Control Signals.</b> Function varies by mode
ACM_CLK	Output	<b>Clock.</b> SCLK derived clock for connecting to an ADC.
ACM_FS	Output	<b>Frame Sync.</b> Typically used as an ADC chip select.
ACM_T[n]	Input	<b>External Trigger n.</b> Input for external trigger events
C1_FLG[n]	InOut	<b>SHARC+ Core 1 Flag Pin.</b>
C2_FLG[n]	InOut	<b>SHARC+ Core 2 Flag Pin.</b>
CAN_RX	Input	<b>Receive.</b> Typically an external CAN transceiver's RX output.
CAN_TX	Output	<b>Transmit.</b> Typically an external CAN transceiver's TX input.
CNT_DG	Input	<b>Count Down and Gate.</b> Depending on the mode of operation this input acts either as a count down signal or a gate signal. Count down: This input causes the GP counter to decrement. Gate: Stops the GP counter from incrementing or decrementing.
CNT_UD	Input	<b>Count Up and Direction.</b> Depending on the mode of operation this input acts either as a count up signal or a direction signal. Count up: This input causes the GP counter to increment. Direction: Selects whether the GP counter is incrementing or decrementing.
CNT_ZM	Input	<b>Count Zero Marker.</b> Input that connects to the zero marker output of a rotary device or detects the pressing of a pushbutton.
DAI_PIN[nn]	InOut	<b>Pin n.</b> The digital applications interfaces (DAI0 and DAI1) provide the ability to connect various peripherals to any of the DAI pins (DAI0_PINxx and DAI1_PINxx). Programs make these connections using the signal routing unit (SRU). Both DAI units are symmetric. The shared DAIx_PIN03 and DAIx_PIN04 pins allow routing between both DAI units.
DMC_A[nn]	Output	<b>Address n.</b> Address bus
DMC_BA[n]	Output	<b>Bank Address n.</b> Defines which internal bank an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied to on the dynamic memory. Also defines which mode registers (MR, EMR, EMR2, and/or EMR3) are loaded during the LOAD MODE REGISTER command.
$\overline{\text{DMC\_CAS}}$	Output	<b>Column Address Strobe.</b> Defines the operation for external dynamic memory to perform in conjunction with other DMC command signals. Connect to the CAS input of dynamic memory.
DMC_CK	Output	<b>Clock.</b> Outputs DCLK to external dynamic memory.
DMC_CKE	Output	<b>Clock enable.</b> Active high clock enables. Connects to the dynamic memory's CKE input.
$\overline{\text{DMC\_CK}}$	Output	<b>Clock (complement).</b> Complement of DMC_CK.
$\overline{\text{DMC\_CS[n]}}$	Output	<b>Chip Select n.</b> Commands are recognized by the memory only when this signal is asserted.
DMC_DQ[nn]	InOut	<b>Data n.</b> Bidirectional Data bus
DMC_LDM	Output	<b>Data Mask for Lower Byte.</b> Mask for DMC_DQ07:DMC_DQ00 write data when driven high. Sampled on both edges of the data strobe by the dynamic memory.
DMC_LDQS	InOut	<b>Data Strobe for Lower Byte.</b> DMC_DQ07:DMC_DQ00 data strobe. Output with Write Data. Input with Read Data. May be single-ended or differential depending on register settings.
$\overline{\text{DMC\_LDQS}}$	InOut	<b>Data Strobe for Lower Byte (complement).</b> Complement of LDQS. Not used in single-ended mode.
DMC_ODT	Output	<b>On-die termination.</b> Enables dynamic memory termination resistances when driven high (assuming the memory is properly configured).
$\overline{\text{DMC\_RAS}}$	Output	<b>Row Address Strobe.</b> Defines the operation for external dynamic memory to perform in conjunction with other DMC command signals. Connect to the RAS input of dynamic memory.
$\overline{\text{DMC\_RESET}}$	Output	<b>Reset (DDR3 only).</b>
DMC_RZQ	InOut	<b>External calibration resistor connection.</b>
DMC_UDM	Output	<b>Data Mask for Upper Byte.</b> Mask for DMC_DQ15:DMC_DQ08 write data when driven high. Sampled on both edges of the data strobe by the dynamic memory.

Table 11. ADSP-SC58x/ADSP-2158x Detailed Signal Descriptions (Continued)

Signal Name	Direction	Description
DMC_UDQS	InOut	<b>Data Strobe for Upper Byte.</b> DMC_DQ15:DMC_DQ08 data strobe. Output with Write Data. Input with Read Data. Not used in single-ended mode.
$\overline{\text{DMC\_UDQS}}$	InOut	<b>Data Strobe for Upper Byte (complement).</b> Complement of $\overline{\text{UDQS}}$ . Not used in single-ended mode.
DMC_VREF	Input	<b>Voltage Reference.</b> Externally driven to VDD_DMC/2.
$\overline{\text{DMC\_WE}}$	Output	<b>Write Enable.</b> Defines the operation for external dynamic memory to perform in conjunction with other DMC command signals. Connect to the WEb input of dynamic memory.
ETH_CRS	Input	<b>Carrier Sense/RMII Receive Data Valid.</b> Multiplexed on alternate clock cycles. CRS: Asserted by the PHY when either the transmit or receive medium is not idle. Deasserted when both are idle. RXDV: Asserted by the PHY when the data on RXDn is valid.
ETH_MDC	Output	<b>Management Channel Clock.</b> Clocks the MDC input of the PHY.
ETH_MDIO	InOut	<b>Management Channel Serial Data.</b> Bidirectional data bus for PHY control.
ETH_PTPAUXIN[n]	Input	<b>PTP Auxiliary Trigger Input.</b> Assert this signal to take an auxiliary snapshot of the time and store it in the auxiliary time stamp FIFO.
ETH_PTPCLKIN[n]	Input	<b>PTP Clock Input.</b> Optional external PTP clock input
ETH_PTPPPS[n]	Output	<b>PTP Pulse-Per-Second Output.</b> When the Advanced Time Stamp feature is enable this signal is asserted based on the PPS mode selected. Otherwise, PTPPPS is asserted every time the seconds counter is incremented.
ETH_REFCLK	Input	<b>Reference Clock.</b> Externally supplied Ethernet clock
ETH_RXCLK_REFCLK	InOut	<b>RXCLK (GigE) or REFCLK (10/100).</b>
ETH_RXCTL_CRS	InOut	<b>RXCTL (GigE) or CRS (10/100).</b>
ETH_RXD[n]	Input	<b>Receive Data n.</b> Receive data bus
ETH_TXCLK	Input	<b>Reference Clock.</b> Externally supplied Ethernet clock
ETH_TXCTL_TXEN	InOut	<b>TXCTL (GigE) or TXEN (10/100).</b>
ETH_TXD[n]	Output	<b>Transmit Data n.</b> Transmit data bus
ETH_TXEN	InOut	<b>Transmit Enable.</b> When asserted indicates that the data on TXDn is valid.
HADC_EOC_DOUT	Output	<b>End of Conversion / Serial Data Out.</b> Transitions high for one cycle of the HADC internal clock at the end of every conversion. Alternatively, HADC serial data out can be seen by setting the appropriate bit in HADC_CTL.
HADC_MUX[n]	Output	<b>Controls to external multiplexer.</b> Allows additional input channels when connected to an external multiplexer.
HADC_VIN[n]	Input	<b>Analog Input at channel n.</b> Analog voltage inputs for digital conversion.
HADC_VREFN	Input	<b>Ground Reference for ADC.</b> Connect to an external voltage reference that meets data sheet specifications.
HADC_VREFP	Input	<b>External Reference for ADC.</b> Connect to an external voltage reference that meets data sheet specifications.
JTG_TCK	Input	<b>JTAG Clock.</b> JTAG test access port clock.
JTG_TDI	Input	<b>JTAG Serial Data In.</b> JTAG test access port data input.
JTG_TDO	Output	<b>JTAG Serial Data Out.</b> JTAG test access port data output.
JTG_TMS	Input	<b>JTAG Mode Select.</b> JTAG test access port mode select.
$\overline{\text{JTG\_TRST}}$	Input	<b>JTAG Reset.</b> JTAG test access port reset.
LP_ACK	InOut	<b>Acknowledge.</b> Provides handshaking. When the link port is configured as a receiver, ACK is an output. When the link port is configured as a transmitter, ACK is an input.
LP_CLK	InOut	<b>Clock.</b> When the link port is configured as a receiver, CLK is an input. When the link port is configured as a transmitter, CLK is an output.
LP_D[n]	InOut	<b>Data n.</b> Data bus. Input when receiving, output when transmitting.
MLB_CLKN	Input	<b>Differential Clock (-)</b>
MLB_CLKP	Input	<b>Differential Clock (+)</b>
MLB_DATN	InOut	<b>Differential Data (-)</b>

Table 11. ADSP-SC58x/ADSP-2158x Detailed Signal Descriptions (Continued)

Signal Name	Direction	Description
MLB_DATP	InOut	<b>Differential Data (+)</b>
MLB_SIGN	InOut	<b>Differential Signal (-)</b>
MLB_SIGP	InOut	<b>Differential Signal (+)</b>
MLB_CLK	Input	<b>Single-Ended Clock</b>
MLB_DAT	InOut	<b>Single-Ended Data</b>
MLB_SIG	InOut	<b>Single-Ended Signal</b>
MLB_CLKOUT	Output	<b>Single-Ended Clock Out</b>
MSI_CD	Input	<b>Card Detect.</b> Connects to a pull-up resistor and to the card detect output of an SD socket.
MSI_CLK	Output	<b>Clock.</b> The clock signal applied to the connected device from the MSI.
MSI_CMD	InOut	<b>Command.</b> Used to send commands to and receive responses from the connected device.
MSI_D[n]	InOut	<b>Data n.</b> Bidirectional data bus.
MSI_INT	Input	<b>eSDIO Interrupt Input.</b> Used only for eSDIO. Connects to an eSDIO card's interrupt output. An interrupt may be sampled even when the MSI clock to the card is switched off.
PCIE_CLKM	InOut	<b>CLK -</b>
PCIE_CLKP	InOut	<b>CLK +</b>
PCIE_REF	InOut	<b>Reference Resistor.</b> Attach a 200-Ω 1% 100-ppm/C precision resistor-to-ground on the board.
PCIE_RXM	InOut	<b>RX -</b>
PCIE_RXP	InOut	<b>RX +</b>
PCIE_TXM	InOut	<b>TX -</b>
PCIE_TXP	InOut	<b>TX +</b>
PPI_CLK	InOut	<b>Clock.</b> Input in external clock mode, output in internal clock mode.
PPI_D[nn]	InOut	<b>Data n.</b> Bidirectional data bus.
PPI_FS1	InOut	<b>Frame Sync 1 (HSYNC).</b> Behavior depends on EPPI mode. See the EPPI HRM chapter for more details.
PPI_FS2	InOut	<b>Frame Sync 2 (VSYNC).</b> Behavior depends on EPPI mode. See the EPPI HRM chapter for more details.
PPI_FS3	InOut	<b>Frame Sync 3 (FIELD).</b> Behavior depends on EPPI mode. See the EPPI HRM chapter for more details.
PWM_AH	Output	<b>Channel A High Side.</b> High side drive signal
PWM_AL	Output	<b>Channel A Low Side.</b> Low side drive signal
PWM_BH	Output	<b>Channel B High Side.</b> High side drive signal
PWM_BL	Output	<b>Channel B Low Side.</b> Low side drive signal
PWM_CH	Output	<b>Channel C High Side.</b> High side drive signal
PWM_CL	Output	<b>Channel C Low Side.</b> Low side drive signal
PWM_DH	Output	<b>Channel D High Side.</b> High side drive signal
PWM_DL	Output	<b>Channel D Low Side.</b> Low side drive signal
PWM_SYNC	Input	<b>PWMTMR Grouped.</b> This input is for an externally generated sync signal. If the sync signal is internally generated no connection is necessary.
PWM_TRIP[n]	Input	<b>Shutdown Input n.</b> When asserted the selected PWM channel outputs are shut down immediately.
P_[nn]	InOut	<b>Position n.</b> General purpose input/output. See the GP Ports chapter of the HRM for programming information.
RTC_CLKIN	Input	<b>Crystal input / external oscillator connection.</b> Connect to an external clock source or crystal.
RTC_XTAL	Output	<b>Crystal output.</b> Drives an external crystal. Must be left unconnected if an external clock is driving RTC_CLKIN.
SINC_CLK0	InOut	<b>Clock 0</b>
SINC_CLK1	InOut	<b>Clock 1</b>
SINC_D0	InOut	<b>Data 0</b>
SINC_D1	InOut	<b>Data 1</b>
SINC_D2	InOut	<b>Data 2</b>
SINC_D3	InOut	<b>Data 3</b>

Table 11. ADSP-SC58x/ADSP-2158x Detailed Signal Descriptions (Continued)

Signal Name	Direction	Description
$\overline{\text{SMC\_ABE}}[n]$	Output	<b>Byte Enable n.</b> Indicate whether the lower or upper byte of a memory is being accessed. When an asynchronous write is made to the upper byte of a 16-bit memory, $\text{SMC\_ABE1b} = 0$ and $\text{SMC\_ABE0b} = 1$ . When an asynchronous write is made to the lower byte of a 16-bit memory, $\text{SMC\_ABE1b} = 1$ and $\text{SMC\_ABE0b} = 0$ .
$\overline{\text{SMC\_AMS}}[n]$	Output	<b>Memory Select n.</b> Typically connects to the chip select of a memory device.
$\overline{\text{SMC\_AOE}}$	Output	<b>Output Enable</b> Asserts at the beginning of the setup period of a read access.
$\text{SMC\_ARDY}$	Input	<b>Asynchronous Ready.</b> Flow control signal used by memory devices to indicate to the SMC when further transactions may proceed.
$\overline{\text{SMC\_ARE}}$	Output	<b>Read Enable.</b> Asserts at the beginning of a read access.
$\overline{\text{SMC\_AWE}}$	Output	<b>Write Enable.</b> Asserts for the duration of a write access period.
$\text{SMC\_A}[nn]$	Output	<b>Address n.</b> Address bus
$\text{SMC\_D}[nn]$	InOut	<b>Data n.</b> Bidirectional data bus
$\text{SPI\_CLK}$	InOut	<b>Clock.</b> Input in slave mode, output in master mode.
$\text{SPI\_D2}$	InOut	<b>Data 2.</b> Used to transfer serial data in Quad mode. Open-drain when ODM mode is enabled.
$\text{SPI\_D3}$	InOut	<b>Data 3.</b> Used to transfer serial data in Quad mode. Open-drain when ODM mode is enabled.
$\text{SPI\_MISO}$	InOut	<b>Master In, Slave Out.</b> Used to transfer serial data. Operates in the same direction as $\text{SPI\_MOSI}$ in Dual and Quad modes. Open-drain when ODM mode is enabled.
$\text{SPI\_MOSI}$	InOut	<b>Master Out, Slave In.</b> Used to transfer serial data. Operates in the same direction as $\text{SPI\_MISO}$ in Dual and Quad modes. Open-drain when ODM mode is enabled.
$\text{SPI\_RDY}$	InOut	<b>Ready.</b> Optional flow signal. Output in slave mode, input in master mode.
$\overline{\text{SPI\_SEL}}[n]$	Output	<b>Slave Select Output n.</b> Used in Master mode to enable the desired slave.
$\overline{\text{SPI\_SS}}$	Input	<b>Slave Select Input.</b> Slave mode: Acts as the slave select input. Master mode: Optionally serves as an error detection input for the SPI when there are multiple masters.
$\text{SPT\_ACLK}$	InOut	<b>Channel A Clock.</b> Data and Frame Sync are driven/sampled with respect to this clock. This signal can be either internally or externally generated.
$\text{SPT\_AD0}$	InOut	<b>Channel A Data 0.</b> Primary bidirectional data I/O. This signal can be configured as an output to transmit serial data, or as an input to receive serial data.
$\text{SPT\_AD1}$	InOut	<b>Channel A Data 1.</b> Secondary bidirectional data I/O. This signal can be configured as an output to transmit serial data, or as an input to receive serial data.
$\text{SPT\_AFS}$	InOut	<b>Channel A Frame Sync.</b> The frame sync pulse initiates shifting of serial data. This signal is either generated internally or externally.
$\text{SPT\_ATDV}$	Output	<b>Channel A Transmit Data Valid.</b> This signal is optional and only active when SPORT is configured in multichannel transmit mode. It is asserted during enabled slots.
$\text{SPT\_BCLK}$	InOut	<b>Channel B Clock.</b> Data and Frame Sync are driven/sampled with respect to this clock. This signal can be either internally or externally generated.
$\text{SPT\_BD0}$	InOut	<b>Channel B Data 0.</b> Primary bidirectional data I/O. This signal can be configured as an output to transmit serial data, or as an input to receive serial data.
$\text{SPT\_BD1}$	InOut	<b>Channel B Data 1.</b> Secondary bidirectional data I/O. This signal can be configured as an output to transmit serial data, or as an input to receive serial data.
$\text{SPT\_BFS}$	InOut	<b>Channel B Frame Sync.</b> The frame sync pulse initiates shifting of serial data. This signal is either generated internally or externally.
$\text{SPT\_BTDV}$	Output	<b>Channel B Transmit Data Valid.</b> This signal is optional and only active when SPORT is configured in multichannel transmit mode. It is asserted during enabled slots.
$\text{SYS\_BMODE}[n]$	Input	<b>Boot Mode Control n.</b> Selects the boot mode of the processor.
$\text{SYS\_CLKIN0}$	Input	<b>Clock/Crystal Input</b>
$\text{SYS\_CLKIN1}$	Input	<b>Clock/Crystal Input</b>
$\text{SYS\_CLKOUT}$	Output	<b>Processor Clock Output.</b> Outputs internal clocks. Clocks may be divided down. See the CGU chapter of the HRM for more details.

Table 11. ADSP-SC58x/ADSP-2158x Detailed Signal Descriptions (Continued)

Signal Name	Direction	Description
SYS_FAULT	InOut	<b>Active-High Fault Output.</b> Indicates indicates internal faults or senses external faults depending on the operating mode.
$\overline{\text{SYS\_FAULT}}$	InOut	<b>Active-Low Fault Output.</b> Indicates indicates internal faults or senses external faults depending on the operating mode.
$\overline{\text{SYS\_HWRST}}$	Input	<b>Processor Hardware Reset Control.</b> Resets the device when asserted.
SYS_RESOUT	Output	<b>Reset Output.</b> Indicates that the device is in the reset state.
SYS_XTALO	Output	<b>Crystal Output</b>
SYS_XTAL1	Output	<b>Crystal Output</b>
TM_ACI[n]	Input	<b>Alternate Capture Input n.</b> Provides an additional input for WIDCAP, WATCHDOG, and PININT modes.
TM_ACLK[n]	Input	<b>Alternate Clock n.</b> Provides an additional time base for use by an individual timer.
TM_CLK	Input	<b>Clock.</b> Provides an additional global time base for use by all the GP timers.
TM_TMR[n]	InOut	<b>Timer n.</b> The main input/output signal for each timer.
TRACE_CLK	Output	<b>Trace Clock.</b> Clock output/
TRACE_D[nn]	Output	<b>Trace Data n.</b> Unidirectional data bus.
TWI_SCL	InOut	<b>Serial Clock.</b> Clock output when master, clock input when slave
TWI_SDA	InOut	<b>Serial Data.</b> Receives or transmits data
$\overline{\text{UART\_CTS}}$	Input	<b>Clear to Send.</b> Flow control signal.
$\overline{\text{UART\_RTS}}$	Output	<b>Request to Send.</b> Flow control signal.
$\overline{\text{UART\_RX}}$	Input	<b>Receive.</b> Receive input. Typically connects to a transceiver that meets the electrical requirements of the device being communicated with.
$\overline{\text{UART\_TX}}$	Output	<b>Transmit.</b> Transmit output. Typically connects to a transceiver that meets the electrical requirements of the device being communicated with.
USB_CLKIN	Input	<b>Clock/Crystal Input.</b> This clock input is multiplied by a PLL to form the USB clock. See data sheet specifications for frequency/tolerance information.
USB_DM	InOut	<b>Data -.</b> Bidirectional differential data line
USB_DP	InOut	<b>Data +.</b> Bidirectional differential data line
USB_ID	Input	<b>OTG ID.</b> Senses whether the controller is a host or device. This signal is pulled low when an A-type plug is sensed (signifying that the USB controller is the A device), but the input is high when a B-type plug is sensed (signifying that the USB controller is the B device).
USB_VBC	Output	<b>VBUS Control.</b> Controls an external voltage source to supply VBUS when in host mode. May be configured as open-drain. Polarity is configurable as well.
USB_VBUS	InOut	<b>Bus Voltage.</b> Connects to bus voltage in host and device modes.
USB_XTAL	Output	<b>Crystal.</b> Drives an external crystal. Must be left unconnected if an external clock is driving USB_CLKIN.

### 349-BALL CSP\_BGA SIGNAL DESCRIPTIONS

The processor’s pin definitions are shown in [Table 12](#). The columns in this table provide the following information:

- **Signal Name:** The Signal Name column in the table includes the signal name for every pin and (where applicable) the GPIO multiplexed pin function for every pin.
- **Description:** The Description column in the table provides a verbose (descriptive) name for the signal.

- **General-Purpose Port:** The Port column in the table shows whether or not the signal is multiplexed with other signals on a general-purpose I/O port pin.
- **Pin Name:** The Pin Name column in the table identifies the name of the package pin (at power on reset) on which the signal is located (if a single function pin) or is multiplexed (if a general-purpose I/O pin).

**Table 12. ADSP-SC58x/ADSP-2158x 349-Ball CSP\_BGA Signal Descriptions**

Signal Name	Description	Port	Pin Name
ACM0_A0	ACM0 ADC Control Signals	C	PC_13
ACM0_A1	ACM0 ADC Control Signals	C	PC_14
ACM0_A2	ACM0 ADC Control Signals	C	PC_15
ACM0_A3	ACM0 ADC Control Signals	D	PD_00
ACM0_A4	ACM0 ADC Control Signals	D	PD_01
ACM0_T0	ACM0 External Trigger n	C	PC_12
C1_FLG0	SHARC Core 1 Flag Pin	E	PE_01
C1_FLG1	SHARC Core 1 Flag Pin	E	PE_03
C1_FLG2	SHARC Core 1 Flag Pin	E	PE_05
C1_FLG3	SHARC Core 1 Flag Pin	E	PE_07
C2_FLG0	SHARC Core 2 Flag Pin	E	PE_02
C2_FLG1	SHARC Core 2 Flag Pin	E	PE_04
C2_FLG2	SHARC Core 2 Flag Pin	E	PE_06
C2_FLG3	SHARC Core 2 Flag Pin	E	PE_08
CAN0_RX	CAN0 Receive	C	PC_07
CAN0_TX	CAN0 Transmit	C	PC_08
CAN1_RX	CAN1 Receive	B	PB_10
CAN1_TX	CAN1 Transmit	B	PB_09
CNT0_DG	CNT0 Count Down and Gate	B	PB_14
CNT0_UD	CNT0 Count Up and Direction	B	PB_12
CNT0_ZM	CNT0 Count Zero Marker	B	PB_11
DAIO_PIN01	DAIO Pin 1	Not Muxed	DAIO_PIN01
DAIO_PIN02	DAIO Pin 2	Not Muxed	DAIO_PIN02
DAIO_PIN03	DAIO Pin 3	Not Muxed	DAIO_PIN03
DAIO_PIN04	DAIO Pin 4	Not Muxed	DAIO_PIN04
DAIO_PIN05	DAIO Pin 5	Not Muxed	DAIO_PIN05
DAIO_PIN06	DAIO Pin 6	Not Muxed	DAIO_PIN06
DAIO_PIN07	DAIO Pin 7	Not Muxed	DAIO_PIN07
DAIO_PIN08	DAIO Pin 8	Not Muxed	DAIO_PIN08
DAIO_PIN09	DAIO Pin 9	Not Muxed	DAIO_PIN09
DAIO_PIN10	DAIO Pin 10	Not Muxed	DAIO_PIN10
DAIO_PIN11	DAIO Pin 11	Not Muxed	DAIO_PIN11
DAIO_PIN12	DAIO Pin 12	Not Muxed	DAIO_PIN12
DAIO_PIN19	DAIO Pin 19	Not Muxed	DAIO_PIN19
DAIO_PIN20	DAIO Pin 20	Not Muxed	DAIO_PIN20
DAI1_PIN01	DAI1 Pin 1	Not Muxed	DAI1_PIN01
DAI1_PIN02	DAI1 Pin 2	Not Muxed	DAI1_PIN02
DAI1_PIN03	DAI1 Pin 3	Not Muxed	DAI1_PIN03

Table 12. ADSP-SC58x/ADSP-2158x 349-Ball CSP\_BGA Signal Descriptions (Continued)

Signal Name	Description	Port	Pin Name
DAI1_PIN04	DAI1 Pin 4	Not Muxed	DAI1_PIN04
DAI1_PIN05	DAI1 Pin 5	Not Muxed	DAI1_PIN05
DAI1_PIN06	DAI1 Pin 6	Not Muxed	DAI1_PIN06
DAI1_PIN07	DAI1 Pin 7	Not Muxed	DAI1_PIN07
DAI1_PIN08	DAI1 Pin 8	Not Muxed	DAI1_PIN08
DAI1_PIN09	DAI1 Pin 9	Not Muxed	DAI1_PIN09
DAI1_PIN10	DAI1 Pin 10	Not Muxed	DAI1_PIN10
DAI1_PIN11	DAI1 Pin 11	Not Muxed	DAI1_PIN11
DAI1_PIN12	DAI1 Pin 12	Not Muxed	DAI1_PIN12
DAI1_PIN19	DAI1 Pin 19	Not Muxed	DAI1_PIN19
DAI1_PIN20	DAI1 Pin 20	Not Muxed	DAI1_PIN20
DMC0_A00	DMC0 Address 0	Not Muxed	DMC0_A00
DMC0_A01	DMC0 Address 1	Not Muxed	DMC0_A01
DMC0_A02	DMC0 Address 2	Not Muxed	DMC0_A02
DMC0_A03	DMC0 Address 3	Not Muxed	DMC0_A03
DMC0_A04	DMC0 Address 4	Not Muxed	DMC0_A04
DMC0_A05	DMC0 Address 5	Not Muxed	DMC0_A05
DMC0_A06	DMC0 Address 6	Not Muxed	DMC0_A06
DMC0_A07	DMC0 Address 7	Not Muxed	DMC0_A07
DMC0_A08	DMC0 Address 8	Not Muxed	DMC0_A08
DMC0_A09	DMC0 Address 9	Not Muxed	DMC0_A09
DMC0_A10	DMC0 Address 10	Not Muxed	DMC0_A10
DMC0_A11	DMC0 Address 11	Not Muxed	DMC0_A11
DMC0_A12	DMC0 Address 12	Not Muxed	DMC0_A12
DMC0_A13	DMC0 Address 13	Not Muxed	DMC0_A13
DMC0_A14	DMC0 Address 14	Not Muxed	DMC0_A14
DMC0_A15	DMC0 Address 15	Not Muxed	DMC0_A15
DMC0_BA0	DMC0 Bank Address 0	Not Muxed	DMC0_BA0
DMC0_BA1	DMC0 Bank Address 1	Not Muxed	DMC0_BA1
DMC0_BA2	DMC0 Bank Address 2	Not Muxed	DMC0_BA2
$\overline{\text{DMC0\_CAS}}$	DMC0 Column Address Strobe	Not Muxed	$\overline{\text{DMC0\_CAS}}$
DMC0_CK	DMC0 Clock	Not Muxed	DMC0_CK
DMC0_CKE	DMC0 Clock enable	Not Muxed	DMC0_CKE
$\overline{\text{DMC0\_CK}}$	DMC0 Clock (complement)	Not Muxed	$\overline{\text{DMC0\_CK}}$
$\overline{\text{DMC0\_CS0}}$	DMC0 Chip Select 0	Not Muxed	$\overline{\text{DMC0\_CS0}}$
DMC0_DQ00	DMC0 Data 0	Not Muxed	DMC0_DQ00
DMC0_DQ01	DMC0 Data 1	Not Muxed	DMC0_DQ01
DMC0_DQ02	DMC0 Data 2	Not Muxed	DMC0_DQ02
DMC0_DQ03	DMC0 Data 3	Not Muxed	DMC0_DQ03
DMC0_DQ04	DMC0 Data 4	Not Muxed	DMC0_DQ04
DMC0_DQ05	DMC0 Data 5	Not Muxed	DMC0_DQ05
DMC0_DQ06	DMC0 Data 6	Not Muxed	DMC0_DQ06
DMC0_DQ07	DMC0 Data 7	Not Muxed	DMC0_DQ07
DMC0_DQ08	DMC0 Data 8	Not Muxed	DMC0_DQ08
DMC0_DQ09	DMC0 Data 9	Not Muxed	DMC0_DQ09
DMC0_DQ10	DMC0 Data 10	Not Muxed	DMC0_DQ10
DMC0_DQ11	DMC0 Data 11	Not Muxed	DMC0_DQ11
DMC0_DQ12	DMC0 Data 12	Not Muxed	DMC0_DQ12

Table 12. ADSP-SC58x/ADSP-2158x 349-Ball CSP\_BGA Signal Descriptions (Continued)

Signal Name	Description	Port	Pin Name
DMC0_DQ13	DMC0 Data 13	Not Muxed	DMC0_DQ13
DMC0_DQ14	DMC0 Data 14	Not Muxed	DMC0_DQ14
DMC0_DQ15	DMC0 Data 15	Not Muxed	DMC0_DQ15
DMC0_LDM	DMC0 Data Mask for Lower Byte	Not Muxed	DMC0_LDM
DMC0_LDQS	DMC0 Data Strobe for Lower Byte	Not Muxed	DMC0_LDQS
$\overline{\text{DMC0\_LDQS}}$	DMC0 Data Strobe for Lower Byte (complement)	Not Muxed	$\overline{\text{DMC0\_LDQS}}$
DMC0_ODT	DMC0 On-die termination	Not Muxed	DMC0_ODT
$\overline{\text{DMC0\_RAS}}$	DMC0 Row Address Strobe	Not Muxed	$\overline{\text{DMC0\_RAS}}$
$\overline{\text{DMC0\_RESET}}$	DMC0 Reset (DDR3 only)	Not Muxed	$\overline{\text{DMC0\_RESET}}$
DMC0_RZQ	DMC0 External calibration resistor connection	Not Muxed	DMC0_RZQ
DMC0_UDM	DMC0 Data Mask for Upper Byte	Not Muxed	DMC0_UDM
DMC0_UDQS	DMC0 Data Strobe for Upper Byte	Not Muxed	DMC0_UDQS
$\overline{\text{DMC0\_UDQS}}$	DMC0 Data Strobe for Upper Byte (complement)	Not Muxed	$\overline{\text{DMC0\_UDQS}}$
DMC0_VREF	DMC0 Voltage Reference	Not Muxed	DMC0_VREF
$\overline{\text{DMC0\_WE}}$	DMC0 Write Enable	Not Muxed	$\overline{\text{DMC0\_WE}}$
ETH0_CRS	ETH0 Carrier Sense/RMII Receive Data Valid	A	PA_07
ETH0_MDC	ETH0 Management Channel Clock	A	PA_02
ETH0_MDIO	ETH0 Management Channel Serial Data	A	PA_03
ETH0_PTPAUXIN0	ETH0 PTP Auxiliary Trigger Input 0	B	PB_03
ETH0_PTPAUXIN1	ETH0 PTP Auxiliary Trigger Input 1	B	PB_04
ETH0_PTPAUXIN2	ETH0 PTP Auxiliary Trigger Input 2	B	PB_05
ETH0_PTPAUXIN3	ETH0 PTP Auxiliary Trigger Input 3	B	PB_06
ETH0_PTPCLKIN0	ETH0 PTP Clock Input 0	B	PB_02
ETH0_PTPPPS0	ETH0 PTP Pulse-Per-Second Output 0	B	PB_01
ETH0_PTPPPS1	ETH0 PTP Pulse-Per-Second Output 1	B	PB_00
ETH0_PTPPPS2	ETH0 PTP Pulse-Per-Second Output 2	A	PA_15
ETH0_PTPPPS3	ETH0 PTP Pulse-Per-Second Output 3	A	PA_14
ETH0_RXCLK_REFCLK	ETH0 RXCLK (GigE) or REFCLK (10/100)	A	PA_06
ETH0_RXCTL_CRS	ETH0 RXCTL (GigE) or CRS (10/100)	A	PA_07
ETH0_RXD0	ETH0 Receive Data 0	A	PA_04
ETH0_RXD1	ETH0 Receive Data 1	A	PA_05
ETH0_RXD2	ETH0 Receive Data 2	A	PA_08
ETH0_RXD3	ETH0 Receive Data 3	A	PA_09
ETH0_TXCLK	ETH0 Transmit Clock	A	PA_11
ETH0_TXCTL_TXEN	ETH0 TXCTL (GigE) or TXEN (10/100)	A	PA_10
ETH0_TXD0	ETH0 Transmit Data 0	A	PA_00
ETH0_TXD1	ETH0 Transmit Data 1	A	PA_01
ETH0_TXD2	ETH0 Transmit Data 2	A	PA_12
ETH0_TXD3	ETH0 Transmit Data 3	A	PA_13
ETH0_TXEN	ETH0 Transmit Enable	A	PA_10
HADC0_VIN0	HADC0 Analog Input at channel 0	Not Muxed	HADC0_VIN0
HADC0_VIN1	HADC0 Analog Input at channel 1	Not Muxed	HADC0_VIN1
HADC0_VIN2	HADC0 Analog Input at channel 2	Not Muxed	HADC0_VIN2
HADC0_VIN3	HADC0 Analog Input at channel 3	Not Muxed	HADC0_VIN3
HADC0_VIN4	HADC0 Analog Input at channel 4	Not Muxed	HADC0_VIN4
HADC0_VIN5	HADC0 Analog Input at channel 5	Not Muxed	HADC0_VIN5
HADC0_VIN6	HADC0 Analog Input at channel 6	Not Muxed	HADC0_VIN6
HADC0_VIN7	HADC0 Analog Input at channel 7	Not Muxed	HADC0_VIN7

**Table 12. ADSP-SC58x/ADSP-2158x 349-Ball CSP\_BGA Signal Descriptions (Continued)**

Signal Name	Description	Port	Pin Name
HADC0_VREFN	HADC0 Ground Reference for ADC	Not Muxed	HADC0_VREFN
HADC0_VREFP	HADC0 External Reference for ADC	Not Muxed	HADC0_VREFP
JTG_TCK	TAPC JTAG Clock	Not Muxed	JTG_TCK
JTG_TDI	TAPC JTAG Serial Data In	Not Muxed	JTG_TDI
JTG_TDO	TAPC JTAG Serial Data Out	Not Muxed	JTG_TDO
JTG_TMS	TAPC JTAG Mode Select	Not Muxed	JTG_TMS
JTG_TRST	TAPC JTAG Reset	Not Muxed	JTG_TRST
LP0_ACK	LP0 Acknowledge	D	PD_11
LP0_CLK	LP0 Clock	D	PD_10
LP0_D0	LP0 Data 0	D	PD_02
LP0_D1	LP0 Data 1	D	PD_03
LP0_D2	LP0 Data 2	D	PD_04
LP0_D3	LP0 Data 3	D	PD_05
LP0_D4	LP0 Data 4	D	PD_06
LP0_D5	LP0 Data 5	D	PD_07
LP0_D6	LP0 Data 6	D	PD_08
LP0_D7	LP0 Data 7	D	PD_09
LP1_ACK	LP1 Acknowledge	B	PB_15
LP1_CLK	LP1 Clock	C	PC_00
LP1_D0	LP1 Data 0	B	PB_07
LP1_D1	LP1 Data 1	B	PB_08
LP1_D2	LP1 Data 2	B	PB_09
LP1_D3	LP1 Data 3	B	PB_10
LP1_D4	LP1 Data 4	B	PB_11
LP1_D5	LP1 Data 5	B	PB_12
LP1_D6	LP1 Data 6	B	PB_13
LP1_D7	LP1 Data 7	B	PB_14
MLB0_CLKN	MLB0 Differential Clock (-)	Not Muxed	MLB0_CLKN
MLB0_CLKP	MLB0 Differential Clock (+)	Not Muxed	MLB0_CLKP
MLB0_DATN	MLB0 Differential Data (-)	Not Muxed	MLB0_DATN
MLB0_DATP	MLB0 Differential Data (+)	Not Muxed	MLB0_DATP
MLB0_SIGN	MLB0 Differential Signal (-)	Not Muxed	MLB0_SIGN
MLB0_SIGP	MLB0 Differential Signal (+)	Not Muxed	MLB0_SIGP
MLB0_CLK	MLB0 Single-Ended Clock	B	PB_04
MLB0_DAT	MLB0 Single-Ended Data	B	PB_06
MLB0_SIG	MLB0 Single-Ended Signal	B	PB_05
MLB0_CLKOUT	MLB0 Single-Ended Clock Out	D	PD_14
PA_00-15	PORTA Position 00 through Position 15	A	PA_00-15
PB_00-15	PORTB Position 00 through Position 15	B	PB_00-15
PC_00-15	PORTC Position 00 through Position 15	C	PC_00-15
PD_00-15	PORTD Position 00 through Position 15	D	PD_00-15
PE_00-15	PORTE Position 00 through Position 15	E	PE_00-15
PPIO_CLK	EPPIO Clock	E	PE_03
PPIO_D00	EPPIO Data 0	E	PE_12
PPIO_D01	EPPIO Data 1	E	PE_11
PPIO_D02	EPPIO Data 2	E	PE_10
PPIO_D03	EPPIO Data 3	E	PE_09
PPIO_D04	EPPIO Data 4	E	PE_08

Table 12. ADSP-SC58x/ADSP-2158x 349-Ball CSP\_BGA Signal Descriptions (Continued)

Signal Name	Description	Port	Pin Name
PPIO_D05	EPPIO Data 5	E	PE_07
PPIO_D06	EPPIO Data 6	E	PE_06
PPIO_D07	EPPIO Data 7	E	PE_05
PPIO_D08	EPPIO Data 8	E	PE_04
PPIO_D09	EPPIO Data 9	E	PE_00
PPIO_D10	EPPIO Data 10	D	PD_15
PPIO_D11	EPPIO Data 11	D	PD_14
PPIO_D12	EPPIO Data 12	B	PB_04
PPIO_D13	EPPIO Data 13	B	PB_05
PPIO_D14	EPPIO Data 14	B	PB_00
PPIO_D15	EPPIO Data 15	B	PB_01
PPIO_D16	EPPIO Data 16	B	PB_02
PPIO_D17	EPPIO Data 17	B	PB_03
PPIO_D18	EPPIO Data 18	D	PD_13
PPIO_D19	EPPIO Data 19	D	PD_12
PPIO_D20	EPPIO Data 20	E	PE_13
PPIO_D21	EPPIO Data 21	E	PE_14
PPIO_D22	EPPIO Data 22	E	PE_15
PPIO_D23	EPPIO Data 23	D	PD_00
PPIO_FS1	EPPIO Frame Sync 1 (HSYNC)	E	PE_02
PPIO_FS2	EPPIO Frame Sync 2 (VSYNC)	E	PE_01
PPIO_FS3	EPPIO Frame Sync 3 (FIELD)	C	PC_15
PWM0_AH	PWM0 Channel A High Side	B	PB_07
PWM0_AL	PWM0 Channel A Low Side	B	PB_08
PWM0_BH	PWM0 Channel B High Side	B	PB_06
PWM0_BL	PWM0 Channel B Low Side	C	PC_00
PWM0_CH	PWM0 Channel C High Side	B	PB_13
PWM0_CL	PWM0 Channel C Low Side	B	PB_14
PWM0_DH	PWM0 Channel D High Side	B	PB_11
PWM0_DL	PWM0 Channel D Low Side	B	PB_12
PWM0_SYNC	PWM0 PWMTMR Grouped	E	PE_09
<u>PWM0_TRIPO</u>	PWM0 Shutdown Input 0	B	PB_15
PWM1_AH	PWM1 Channel A High Side	D	PD_03
PWM1_AL	PWM1 Channel A Low Side	D	PD_04
PWM1_BH	PWM1 Channel B High Side	D	PD_05
PWM1_BL	PWM1 Channel B Low Side	D	PD_06
PWM1_CH	PWM1 Channel C High Side	D	PD_07
PWM1_CL	PWM1 Channel C Low Side	D	PD_08
PWM1_DH	PWM1 Channel D High Side	D	PD_09
PWM1_DL	PWM1 Channel D Low Side	D	PD_10
PWM1_SYNC	PWM1 PWMTMR Grouped	D	PD_11
<u>PWM1_TRIPO</u>	PWM1 Shutdown Input 0	D	PD_02
PWM2_CH	PWM2 Channel C High Side	D	PD_15
PWM2_CL	PWM2 Channel C Low Side	E	PE_00
PWM2_DH	PWM2 Channel D High Side	E	PE_04
PWM2_DL	PWM2 Channel D Low Side	E	PE_10
PWM2_SYNC	PWM2 PWMTMR Grouped	E	PE_05
<u>PWM2_TRIPO</u>	PWM2 Shutdown Input 0	D	PD_14

Table 12. ADSP-SC58x/ADSP-2158x 349-Ball CSP\_BGA Signal Descriptions (Continued)

Signal Name	Description	Port	Pin Name
GND	Ground	Not Muxed	GND
VDD_EXT	External Voltage Domain	Not Muxed	VDD_EXT
VDD_INT	Internal Voltage Domain	Not Muxed	VDD_INT
SINC0_CLK0	SINC0 Clock 0	B	PB_01
SINC0_D0	SINC0 Data 0	A	PA_14
SINC0_D1	SINC0 Data 1	A	PA_15
SINC0_D2	SINC0 Data 2	B	PB_00
SINC0_D3	SINC0 Data 3	B	PB_04
SMC0_A01	SMC0 Address 1	B	PB_05
SMC0_A02	SMC0 Address 2	B	PB_06
SMC0_A03	SMC0 Address 3	B	PB_03
SMC0_A04	SMC0 Address 4	B	PB_02
SMC0_A05	SMC0 Address 5	D	PD_13
SMC0_A06	SMC0 Address 6	D	PD_12
SMC0_A07	SMC0 Address 7	B	PB_01
SMC0_A08	SMC0 Address 8	B	PB_00
SMC0_A09	SMC0 Address 9	A	PA_15
SMC0_A10	SMC0 Address 10	A	PA_14
SMC0_A11	SMC0 Address 11	A	PA_09
SMC0_A12	SMC0 Address 12	A	PA_08
SMC0_A13	SMC0 Address 13	A	PA_13
SMC0_A14	SMC0 Address 14	A	PA_12
SMC0_A15	SMC0 Address 15	A	PA_11
SMC0_A16	SMC0 Address 16	A	PA_07
SMC0_A17	SMC0 Address 17	A	PA_06
SMC0_A18	SMC0 Address 18	A	PA_05
SMC0_A19	SMC0 Address 19	A	PA_04
SMC0_A20	SMC0 Address 20	A	PA_01
SMC0_A21	SMC0 Address 21	A	PA_00
SMC0_A22	SMC0 Address 22	A	PA_10
SMC0_A23	SMC0 Address 23	A	PA_03
SMC0_A24	SMC0 Address 24	A	PA_02
SMC0_A25	SMC0 Address 25	C	PC_12
$\overline{\text{SMC0\_ABE0}}$	SMC0 Byte Enable 0	E	PE_14
$\overline{\text{SMC0\_ABE1}}$	SMC0 Byte Enable 1	E	PE_15
$\overline{\text{SMC0\_AMS0}}$	SMC0 Memory Select 0	C	PC_15
$\overline{\text{SMC0\_AMST}}$	SMC0 Memory Select 1	E	PE_13
$\overline{\text{SMC0\_AMS2}}$	SMC0 Memory Select 2	C	PC_07
$\overline{\text{SMC0\_AMS3}}$	SMC0 Memory Select 3	C	PC_08
$\overline{\text{SMC0\_AOE}}$	SMC0 Output Enable	D	PD_01
$\overline{\text{SMC0\_ARDY}}$	SMC0 Asynchronous Ready	B	PB_04
$\overline{\text{SMC0\_ARE}}$	SMC0 Read Enable	C	PC_00
$\overline{\text{SMC0\_AWE}}$	SMC0 Write Enable	B	PB_15
SMC0_D00	SMC0 Data 0	E	PE_12
SMC0_D01	SMC0 Data 1	E	PE_11
SMC0_D02	SMC0 Data 2	E	PE_10
SMC0_D03	SMC0 Data 3	E	PE_09
SMC0_D04	SMC0 Data 4	E	PE_00

Table 12. ADSP-SC58x/ADSP-2158x 349-Ball CSP\_BGA Signal Descriptions (Continued)

Signal Name	Description	Port	Pin Name
SMC0_D05	SMC0 Data 5	D	PD_15
SMC0_D06	SMC0 Data 6	D	PD_14
SMC0_D07	SMC0 Data 7	D	PD_00
SMC0_D08	SMC0 Data 8	B	PB_14
SMC0_D09	SMC0 Data 9	B	PB_13
SMC0_D10	SMC0 Data 10	B	PB_12
SMC0_D11	SMC0 Data 11	B	PB_11
SMC0_D12	SMC0 Data 12	B	PB_10
SMC0_D13	SMC0 Data 13	B	PB_09
SMC0_D14	SMC0 Data 14	B	PB_08
SMC0_D15	SMC0 Data 15	B	PB_07
SPI0_CLK	SPI0 Clock	C	PC_09
SPI0_MISO	SPI0 Master In, Slave Out	C	PC_10
SPI0_MOSI	SPI0 Master Out, Slave In	C	PC_11
SPI0_RDY	SPI0 Ready	C	PC_12
$\overline{\text{SPI0\_SEL1}}$	SPI0 Slave Select Output 1	C	PC_07
$\overline{\text{SPI0\_SEL2}}$	SPI0 Slave Select Output 2	D	PD_01
$\overline{\text{SPI0\_SEL3}}$	SPI0 Slave Select Output 3	C	PC_12
$\overline{\text{SPI0\_SEL4}}$	SPI0 Slave Select Output 4	C	PC_00
$\overline{\text{SPI0\_SEL5}}$	SPI0 Slave Select Output 5	E	PE_01
$\overline{\text{SPI0\_SEL6}}$	SPI0 Slave Select Output 6	E	PE_02
$\overline{\text{SPI0\_SEL7}}$	SPI0 Slave Select Output 7	E	PE_03
$\overline{\text{SPI0\_SS}}$	SPI0 Slave Select Input	D	PD_01
SPI1_CLK	SPI1 Clock	E	PE_13
SPI1_MISO	SPI1 Master In, Slave Out	E	PE_14
SPI1_MOSI	SPI1 Master Out, Slave In	E	PE_15
SPI1_RDY	SPI1 Ready	E	PE_08
$\overline{\text{SPI1\_SEL1}}$	SPI1 Slave Select Output 1	C	PC_13
$\overline{\text{SPI1\_SEL2}}$	SPI1 Slave Select Output 2	E	PE_07
$\overline{\text{SPI1\_SEL3}}$	SPI1 Slave Select Output 3	E	PE_11
$\overline{\text{SPI1\_SEL4}}$	SPI1 Slave Select Output 4	E	PE_12
$\overline{\text{SPI1\_SEL5}}$	SPI1 Slave Select Output 5	E	PE_08
$\overline{\text{SPI1\_SS}}$	SPI1 Slave Select Input	E	PE_11
SPI2_CLK	SPI2 Clock	C	PC_01
SPI2_D2	SPI2 Data 2	C	PC_04
SPI2_D3	SPI2 Data 3	C	PC_05
SPI2_MISO	SPI2 Master In, Slave Out	C	PC_02
SPI2_MOSI	SPI2 Master Out, Slave In	C	PC_03
SPI2_RDY	SPI2 Ready	E	PE_12
$\overline{\text{SPI2\_SEL1}}$	SPI2 Slave Select Output 1	C	PC_06
$\overline{\text{SPI2\_SEL2}}$	SPI2 Slave Select Output 2	E	PE_03
$\overline{\text{SPI2\_SEL3}}$	SPI2 Slave Select Output 3	E	PE_04
$\overline{\text{SPI2\_SEL4}}$	SPI2 Slave Select Output 4	E	PE_05
$\overline{\text{SPI2\_SEL5}}$	SPI2 Slave Select Output 5	E	PE_06
$\overline{\text{SPI2\_SS}}$	SPI2 Slave Select Input	C	PC_06
SYS_BMODE0	Boot Mode Control n	Not Muxed	SYS_BMODE0
SYS_BMODE1	Boot Mode Control n	Not Muxed	SYS_BMODE1
SYS_BMODE2	Boot Mode Control n	Not Muxed	SYS_BMODE2

Table 12. ADSP-SC58x/ADSP-2158x 349-Ball CSP\_BGA Signal Descriptions (Continued)

Signal Name	Description	Port	Pin Name
SYS_CLKIN0	Clock/Crystal Input	Not Muxed	SYS_CLKIN0
SYS_CLKIN1	Clock/Crystal Input	Not Muxed	SYS_CLKIN1
SYS_CLKOUT	Processor Clock Output	Not Muxed	SYS_CLKOUT
SYS_FAULT	Active-High Fault Output	Not Muxed	SYS_FAULT
$\overline{\text{SYS\_FAULT}}$	Active-Low Fault Output	Not Muxed	$\overline{\text{SYS\_FAULT}}$
$\overline{\text{SYS\_HWRST}}$	Processor Hardware Reset Control	Not Muxed	$\overline{\text{SYS\_HWRST}}$
$\overline{\text{SYS\_RESOUT}}$	Reset Output	Not Muxed	$\overline{\text{SYS\_RESOUT}}$
SYS_XTAL0	Crystal Output	Not Muxed	SYS_XTAL0
SYS_XTAL1	Crystal Output	Not Muxed	SYS_XTAL1
TMO_ACIO	TIMERO Alternate Capture Input 0	C	PC_14
TMO_AC11	TIMERO Alternate Capture Input 1	B	PB_03
TMO_AC12	TIMERO Alternate Capture Input 2	D	PD_13
TMO_AC13	TIMERO Alternate Capture Input 3	C	PC_07
TMO_AC14	TIMERO Alternate Capture Input 4	B	PB_10
TMO_ACLK1	TIMERO Alternate Clock 1	D	PD_08
TMO_ACLK2	TIMERO Alternate Clock 2	D	PD_09
TMO_ACLK3	TIMERO Alternate Clock 3	B	PB_00
TMO_ACLK4	TIMERO Alternate Clock 4	B	PB_01
TMO_CLK	TIMERO Clock	C	PC_11
TMO_TMR0	TIMERO Timer 0	E	PE_09
TMO_TMR1	TIMERO Timer 1	B	PB_15
TMO_TMR2	TIMERO Timer 2	B	PB_10
TMO_TMR3	TIMERO Timer 3	B	PB_07
TMO_TMR4	TIMERO Timer 4	B	PB_08
TMO_TMR5	TIMERO Timer 5	B	PB_14
TRACE0_CLK	TRACE0 Trace Clock	D	PD_10
TRACE0_D00	TRACE0 Trace Data 0	D	PD_02
TRACE0_D01	TRACE0 Trace Data 1	D	PD_03
TRACE0_D02	TRACE0 Trace Data 2	D	PD_04
TRACE0_D03	TRACE0 Trace Data 3	D	PD_05
TRACE0_D04	TRACE0 Trace Data 4	D	PD_06
TRACE0_D05	TRACE0 Trace Data 5	D	PD_07
TRACE0_D06	TRACE0 Trace Data 6	D	PD_08
TRACE0_D07	TRACE0 Trace Data 7	D	PD_09
TWI0_SCL	TWI0 Serial Clock	Not Muxed	TWI0_SCL
TWI0_SDA	TWI0 Serial Data	Not Muxed	TWI0_SDA
TWI1_SCL	TWI1 Serial Clock	Not Muxed	TWI1_SCL
TWI1_SDA	TWI1 Serial Data	Not Muxed	TWI1_SDA
TWI2_SCL	TWI2 Serial Clock	Not Muxed	TWI2_SCL
TWI2_SDA	TWI2 Serial Data	Not Muxed	TWI2_SDA
$\overline{\text{UART0\_CTS}}$	UART0 Clear to Send	D	PD_00
$\overline{\text{UART0\_RTS}}$	UART0 Request to Send	C	PC_15
$\overline{\text{UART0\_RX}}$	UART0 Receive	C	PC_14
$\overline{\text{UART0\_TX}}$	UART0 Transmit	C	PC_13
$\overline{\text{UART1\_CTS}}$	UART1 Clear to Send	E	PE_01
$\overline{\text{UART1\_RTS}}$	UART1 Request to Send	E	PE_02
$\overline{\text{UART1\_RX}}$	UART1 Receive	B	PB_03
$\overline{\text{UART1\_TX}}$	UART1 Transmit	B	PB_02

Table 12. ADSP-SC58x/ADSP-2158x 349-Ball CSP\_BGA Signal Descriptions (Continued)

Signal Name	Description	Port	Pin Name
UART2_CTS	UART2 Clear to Send	E	PE_11
UART2_RTS	UART2 Request to Send	E	PE_10
UART2_RX	UART2 Receive	D	PD_13
UART2_TX	UART2 Transmit	D	PD_12
USB0_CLKIN	USB0 Clock/Crystal Input	Not Muxed	USB_CLKIN
USB0_DM	USB0 Data -	Not Muxed	USB0_DM
USB0_DP	USB0 Data +	Not Muxed	USB0_DP
USB0_ID	USB0 OTG ID	Not Muxed	USB0_ID
USB0_VBC	USB0 VBUS Control	Not Muxed	USB0_VBC
USB0_VBUS	USB0 Bus Voltage	Not Muxed	USB0_VBUS
USB0_XTAL	USB0 Crystal	Not Muxed	USB_XTAL
VDD_DMC	DMC VDD	Not Muxed	VDD_DMC
VDD_HADC	HADC VDD	Not Muxed	VDD_HADC
VDD_USB	USB VDD	Not Muxed	VDD_USB

## GPIO MULTIPLEXING FOR 349-BALL CSP\_BGA

Table 13 through Table 17 identify the pin functions that are multiplexed on the general-purpose I/O pins of the 349-ball CSP\_BGA package.

**Table 13. Signal Multiplexing for Port A**

Signal Name	Multiplexed Function 0	Multiplexed Function 1	Multiplexed Function 2	Multiplexed Function 3	Multiplexed Function Input Tap
PA_00	ETH0_TXD0			SMC0_A21	
PA_01	ETH0_TXD1			SMC0_A20	
PA_02	ETH0_MDC			SMC0_A24	
PA_03	ETH0_MDIO			SMC0_A23	
PA_04	ETH0_RXD0			SMC0_A19	
PA_05	ETH0_RXD1			SMC0_A18	
PA_06	ETH0_RXCLK_REFCLK			SMC0_A17	
PA_07	ETH0_CRS			SMC0_A16	
PA_08	ETH0_RXD2			SMC0_A12	
PA_09	ETH0_RXD3			SMC0_A11	
PA_10	ETH0_TXEN			SMC0_A22	
PA_11	ETH0_TXCLK			SMC0_A15	
PA_12	ETH0_TXD2			SMC0_A14	
PA_13	ETH0_TXD3			SMC0_A13	
PA_14	ETH0_PTPPPS3	SINCO_D0		SMC0_A10	
PA_15	ETH0_PTPPPS2	SINCO_D1		SMC0_A09	

**Table 14. Signal Multiplexing for Port B**

Signal Name	Multiplexed Function 0	Multiplexed Function 1	Multiplexed Function 2	Multiplexed Function 3	Multiplexed Function Input Tap
PB_00	ETH0_PTTPPS1	SINCO_D2	PPIO_D14	SMC0_A08	TM0_ACLK3
PB_01	ETH0_PTTPPS0	SINCO_CLK0	PPIO_D15	SMC0_A07	TM0_ACLK4
PB_02	ETH0_PTCLKINO	UART1_TX	PPIO_D16	SMC0_A04	
PB_03	ETH0_PTPAUXINO	UART1_RX	PPIO_D17	SMC0_A03	TM0_AC11
PB_04	MLB0_CLK	SINCO_D3	PPIO_D12	SMC0_ARDY	ETH0_PTPAUXIN1
PB_05	MLB0_SIG		PPIO_D13	SMC0_A01	ETH0_PTPAUXIN2
PB_06	MLB0_DAT		PWM0_BH	SMC0_A02	ETH0_PTPAUXIN3
PB_07	LP1_D0	PWM0_AH	TM0_TMR3	SMC0_D15	
PB_08	LP1_D1	PWM0_AL	TM0_TMR4	SMC0_D14	
PB_09	LP1_D2		CAN1_TX	SMC0_D13	
PB_10	LP1_D3	TM0_TMR2	CAN1_RX	SMC0_D12	TM0_AC14
PB_11	LP1_D4		PWM0_DH	SMC0_D11	CNT0_ZM
PB_12	LP1_D5		PWM0_DL	SMC0_D10	CNT0_UD
PB_13	LP1_D6		PWM0_CH	SMC0_D09	
PB_14	LP1_D7	TM0_TMR5	PWM0_CL	SMC0_D08	CNT0_DG
PB_15	LP1_ACK	PWM0_TRIPO	TM0_TMR1	SMC0_AWE	

Table 15. Signal Multiplexing for Port C

Signal Name	Multiplexed Function 0	Multiplexed Function 1	Multiplexed Function 2	Multiplexed Function 3	Multiplexed Function Input Tap
PC_00	LP1_CLK	PWM0_BL	SPIO_SEL4	SMC0_ARE	
PC_01	SPI2_CLK				
PC_02	SPI2_MISO				
PC_03	SPI2_MOSI				
PC_04	SPI2_D2				
PC_05	SPI2_D3				
PC_06	SPI2_SEL1				SPI2_SS
PC_07	CAN0_RX	SPIO_SEL1		SMC0_AMS2	TM0_AC13
PC_08	CAN0_TX			SMC0_AMS3	
PC_09	SPIO_CLK				
PC_10	SPIO_MISO				
PC_11	SPIO_MOSI				TM0_CLK
PC_12	SPIO_SEL3	SPIO_RDY	ACM0_T0	SMC0_A25	
PC_13	UART0_TX	SPI1_SEL1	ACM0_A0		
PC_14	UART0_RX		ACM0_A1		TM0_AC10
PC_15	UART0_RTS	PPIO_FS3	ACM0_A2	SMC0_AMS0	

Table 16. Signal Multiplexing for Port D

Signal Name	Multiplexed Function 0	Multiplexed Function 1	Multiplexed Function 2	Multiplexed Function 3	Multiplexed Function Input Tap
PD_00	UART0_CTS	PPIO_D23	ACM0_A3	SMC0_D07	
PD_01	SPIO_SEL2		ACM0_A4	SMC0_AOE	SPIO_SS
PD_02	LP0_D0	PWM1_TRIP0	TRACE0_D00		
PD_03	LP0_D1	PWM1_AH	TRACE0_D01		
PD_04	LP0_D2	PWM1_AL	TRACE0_D02		
PD_05	LP0_D3	PWM1_BH	TRACE0_D03		
PD_06	LP0_D4	PWM1_BL	TRACE0_D04		
PD_07	LP0_D5	PWM1_CH	TRACE0_D05		
PD_08	LP0_D6	PWM1_CL	TRACE0_D06		TM0_ACLK1
PD_09	LP0_D7	PWM1_DH	TRACE0_D07		TM0_ACLK2
PD_10	LP0_CLK	PWM1_DL	TRACE0_CLK		
PD_11	LP0_ACK	PWM1_SYNC			
PD_12	UART2_TX		PPIO_D19	SMC0_A06	
PD_13	UART2_RX		PPIO_D18	SMC0_A05	TM0_AC12
PD_14	PPIO_D11	PWM2_TRIP0	MLB0_CLKOUT	SMC0_D06	
PD_15	PPIO_D10	PWM2_CH		SMC0_D05	

**Table 17. Signal Multiplexing for Port E**

Signal Name	Multiplexed Function 0	Multiplexed Function 1	Multiplexed Function 2	Multiplexed Function 3	Multiplexed Function Input Tap
PE_00	PPIO_D09	PWM2_CL		SMC0_D04	
PE_01	PPIO_FS2	$\overline{\text{SPI0\_SEL5}}$	$\overline{\text{UART1\_CTS}}$	C1_FLG0	
PE_02	PPIO_FS1	$\overline{\text{SPI0\_SEL6}}$	$\overline{\text{UART1\_RTS}}$	C2_FLG0	
PE_03	PPIO_CLK	$\overline{\text{SPI0\_SEL7}}$	$\overline{\text{SPI2\_SEL2}}$	C1_FLG1	
PE_04	PPIO_D08	PWM2_DH	$\overline{\text{SPI2\_SEL3}}$	C2_FLG1	
PE_05	PPIO_D07	PWM2_SYNC	$\overline{\text{SPI2\_SEL4}}$	C1_FLG2	
PE_06	PPIO_D06		$\overline{\text{SPI2\_SEL5}}$	C2_FLG2	
PE_07	PPIO_D05		$\overline{\text{SPI1\_SEL2}}$	C1_FLG3	
PE_08	PPIO_D04	$\overline{\text{SPI1\_SEL5}}$	SPI1_RDY	C2_FLG3	
PE_09	PPIO_D03	PWM0_SYNC	TM0_TMR0	SMC0_D03	
PE_10	PPIO_D02	PWM2_DL	$\overline{\text{UART2\_RTS}}$	SMC0_D02	
PE_11	PPIO_D01	$\overline{\text{SPI1\_SEL3}}$	$\overline{\text{UART2\_CTS}}$	SMC0_D01	$\overline{\text{SPI1\_SS}}$
PE_12	PPIO_D00	$\overline{\text{SPI1\_SEL4}}$	SPI2_RDY	SMC0_D00	
PE_13	SPI1_CLK		PPIO_D20	$\overline{\text{SMC0\_AMST}}$	
PE_14	SPI1_MISO		PPIO_D21	$\overline{\text{SMC0\_ABE0}}$	
PE_15	SPI1_MOSI		PPIO_D22	$\overline{\text{SMC0\_ABE1}}$	

Table 18 shows the internal timer signal routing. This table applies to both the 349-ball and 529-ball CSP\_BGA packages.

**Table 18. Internal Timer Signal Routing**

Timer Input Signal	Internal Source
TM0_ACLK0	SYS_CLKIN1
TM0_AC15	DAI0_CRS_PB04_O
TM0_ACLK5	DAI0_CRS_PB03_O
TM0_AC16	DAI1_CRS_PB04_O
TM0_ACLK6	DAI1_CRS_PB03_O
TM0_AC17	CNT0_TO
TM0_ACLK7	SYS_CLKIN0

### 529-BALL CSP\_BGA SIGNAL DESCRIPTIONS

The processor’s pin definitions are shown [Table 19](#). The columns in this table provide the following information:

- **Signal Name:** The Signal Name column in the table includes the signal name for every pin and (where applicable) the GPIO multiplexed pin function for every pin.
- **Description:** The Description column in the table provides a verbose (descriptive) name for the signal.

- **General-Purpose Port:** The Port column in the table shows whether or not the signal is multiplexed with other signals on a general-purpose I/O port pin.
- **Pin Name:** The Pin Name column in the table identifies the name of the package pin (at power on reset) on which the signal is located (if a single function pin) or is multiplexed (if a general-purpose I/O pin).

**Table 19. ADSP-SC58x/ADSP-2158x 529-Ball CSP\_BGA Signal Descriptions**

Signal Name	Description	Port	Pin Name
ACM0_A0	ACM0 ADC Control Signals	C	PC_13
ACM0_A1	ACM0 ADC Control Signals	C	PC_14
ACM0_A2	ACM0 ADC Control Signals	C	PC_15
ACM0_A3	ACM0 ADC Control Signals	D	PD_00
ACM0_A4	ACM0 ADC Control Signals	D	PD_01
ACM0_T0	ACM0 External Trigger n	C	PC_12
C1_FLG0	SHARC Core 1 Flag Pin	E	PE_01
C1_FLG1	SHARC Core 1 Flag Pin	E	PE_03
C1_FLG2	SHARC Core 1 Flag Pin	E	PE_05
C1_FLG3	SHARC Core 1 Flag Pin	E	PE_07
C2_FLG0	SHARC Core 2 Flag Pin	E	PE_02
C2_FLG1	SHARC Core 2 Flag Pin	E	PE_04
C2_FLG2	SHARC Core 2 Flag Pin	E	PE_06
C2_FLG3	SHARC Core 2 Flag Pin	E	PE_08
CAN0_RX	CAN0 Receive	C	PC_07
CAN0_TX	CAN0 Transmit	C	PC_08
CAN1_RX	CAN1 Receive	B	PB_10
CAN1_TX	CAN1 Transmit	B	PB_09
CNT0_DG	CNT0 Count Down and Gate	B	PB_14
CNT0_UD	CNT0 Count Up and Direction	B	PB_12
CNT0_ZM	CNT0 Count Zero Marker	B	PB_11
DAIO_PIN01	DAIO Pin 1	Not Muxed	DAIO_PIN01
DAIO_PIN02	DAIO Pin 2	Not Muxed	DAIO_PIN02
DAIO_PIN03	DAIO Pin 3	Not Muxed	DAIO_PIN03
DAIO_PIN04	DAIO Pin 4	Not Muxed	DAIO_PIN04
DAIO_PIN05	DAIO Pin 5	Not Muxed	DAIO_PIN05
DAIO_PIN06	DAIO Pin 6	Not Muxed	DAIO_PIN06
DAIO_PIN07	DAIO Pin 7	Not Muxed	DAIO_PIN07
DAIO_PIN08	DAIO Pin 8	Not Muxed	DAIO_PIN08
DAIO_PIN09	DAIO Pin 9	Not Muxed	DAIO_PIN09
DAIO_PIN10	DAIO Pin 10	Not Muxed	DAIO_PIN10
DAIO_PIN11	DAIO Pin 11	Not Muxed	DAIO_PIN11
DAIO_PIN12	DAIO Pin 12	Not Muxed	DAIO_PIN12
DAIO_PIN13	DAIO Pin 13	Not Muxed	DAIO_PIN13
DAIO_PIN14	DAIO Pin 14	Not Muxed	DAIO_PIN14
DAIO_PIN15	DAIO Pin 15	Not Muxed	DAIO_PIN15
DAIO_PIN16	DAIO Pin 16	Not Muxed	DAIO_PIN16
DAIO_PIN17	DAIO Pin 17	Not Muxed	DAIO_PIN17

Table 19. ADSP-SC58x/ADSP-2158x 529-Ball CSP\_BGA Signal Descriptions (Continued)

Signal Name	Description	Port	Pin Name
DAI0_PIN18	DAI0 Pin 18	Not Muxed	DAI0_PIN18
DAI0_PIN19	DAI0 Pin 19	Not Muxed	DAI0_PIN19
DAI0_PIN20	DAI0 Pin 20	Not Muxed	DAI0_PIN20
DAI1_PIN01	DAI1 Pin 1	Not Muxed	DAI1_PIN01
DAI1_PIN02	DAI1 Pin 2	Not Muxed	DAI1_PIN02
DAI1_PIN03	DAI1 Pin 3	Not Muxed	DAI1_PIN03
DAI1_PIN04	DAI1 Pin 4	Not Muxed	DAI1_PIN04
DAI1_PIN05	DAI1 Pin 5	Not Muxed	DAI1_PIN05
DAI1_PIN06	DAI1 Pin 6	Not Muxed	DAI1_PIN06
DAI1_PIN07	DAI1 Pin 7	Not Muxed	DAI1_PIN07
DAI1_PIN08	DAI1 Pin 8	Not Muxed	DAI1_PIN08
DAI1_PIN09	DAI1 Pin 9	Not Muxed	DAI1_PIN09
DAI1_PIN10	DAI1 Pin 10	Not Muxed	DAI1_PIN10
DAI1_PIN11	DAI1 Pin 11	Not Muxed	DAI1_PIN11
DAI1_PIN12	DAI1 Pin 12	Not Muxed	DAI1_PIN12
DAI1_PIN13	DAI1 Pin 13	Not Muxed	DAI1_PIN13
DAI1_PIN14	DAI1 Pin 14	Not Muxed	DAI1_PIN14
DAI1_PIN15	DAI1 Pin 15	Not Muxed	DAI1_PIN15
DAI1_PIN16	DAI1 Pin 16	Not Muxed	DAI1_PIN16
DAI1_PIN17	DAI1 Pin 17	Not Muxed	DAI1_PIN17
DAI1_PIN18	DAI1 Pin 18	Not Muxed	DAI1_PIN18
DAI1_PIN19	DAI1 Pin 19	Not Muxed	DAI1_PIN19
DAI1_PIN20	DAI1 Pin 20	Not Muxed	DAI1_PIN20
DMC0_A00	DMC0 Address 0	Not Muxed	DMC0_A00
DMC0_A01	DMC0 Address 1	Not Muxed	DMC0_A01
DMC0_A02	DMC0 Address 2	Not Muxed	DMC0_A02
DMC0_A03	DMC0 Address 3	Not Muxed	DMC0_A03
DMC0_A04	DMC0 Address 4	Not Muxed	DMC0_A04
DMC0_A05	DMC0 Address 5	Not Muxed	DMC0_A05
DMC0_A06	DMC0 Address 6	Not Muxed	DMC0_A06
DMC0_A07	DMC0 Address 7	Not Muxed	DMC0_A07
DMC0_A08	DMC0 Address 8	Not Muxed	DMC0_A08
DMC0_A09	DMC0 Address 9	Not Muxed	DMC0_A09
DMC0_A10	DMC0 Address 10	Not Muxed	DMC0_A10
DMC0_A11	DMC0 Address 11	Not Muxed	DMC0_A11
DMC0_A12	DMC0 Address 12	Not Muxed	DMC0_A12
DMC0_A13	DMC0 Address 13	Not Muxed	DMC0_A13
DMC0_A14	DMC0 Address 14	Not Muxed	DMC0_A14
DMC0_A15	DMC0 Address 15	Not Muxed	DMC0_A15
DMC0_BA0	DMC0 Bank Address 0	Not Muxed	DMC0_BA0
DMC0_BA1	DMC0 Bank Address 1	Not Muxed	DMC0_BA1
DMC0_BA2	DMC0 Bank Address 2	Not Muxed	DMC0_BA2
DMC0_CAS	DMC0 Column Address Strobe	Not Muxed	DMC0_CAS
DMC0_CK	DMC0 Clock	Not Muxed	DMC0_CK
DMC0_CKE	DMC0 Clock enable	Not Muxed	DMC0_CKE
DMC0_CK	DMC0 Clock (complement)	Not Muxed	DMC0_CK
DMC0_CS0	DMC0 Chip Select 0	Not Muxed	DMC0_CS0
DMC0_DQ00	DMC0 Data 0	Not Muxed	DMC0_DQ00

Table 19. ADSP-SC58x/ADSP-2158x 529-Ball CSP\_BGA Signal Descriptions (Continued)

Signal Name	Description	Port	Pin Name
DMC0_DQ01	DMC0 Data 1	Not Muxed	DMC0_DQ01
DMC0_DQ02	DMC0 Data 2	Not Muxed	DMC0_DQ02
DMC0_DQ03	DMC0 Data 3	Not Muxed	DMC0_DQ03
DMC0_DQ04	DMC0 Data 4	Not Muxed	DMC0_DQ04
DMC0_DQ05	DMC0 Data 5	Not Muxed	DMC0_DQ05
DMC0_DQ06	DMC0 Data 6	Not Muxed	DMC0_DQ06
DMC0_DQ07	DMC0 Data 7	Not Muxed	DMC0_DQ07
DMC0_DQ08	DMC0 Data 8	Not Muxed	DMC0_DQ08
DMC0_DQ09	DMC0 Data 9	Not Muxed	DMC0_DQ09
DMC0_DQ10	DMC0 Data 10	Not Muxed	DMC0_DQ10
DMC0_DQ11	DMC0 Data 11	Not Muxed	DMC0_DQ11
DMC0_DQ12	DMC0 Data 12	Not Muxed	DMC0_DQ12
DMC0_DQ13	DMC0 Data 13	Not Muxed	DMC0_DQ13
DMC0_DQ14	DMC0 Data 14	Not Muxed	DMC0_DQ14
DMC0_DQ15	DMC0 Data 15	Not Muxed	DMC0_DQ15
DMC0_LDM	DMC0 Data Mask for Lower Byte	Not Muxed	DMC0_LDM
DMC0_LDQS	DMC0 Data Strobe for Lower Byte	Not Muxed	DMC0_LDQS
$\overline{\text{DMC0\_LDQS}}$	DMC0 Data Strobe for Lower Byte (complement)	Not Muxed	$\overline{\text{DMC0\_LDQS}}$
DMC0_ODT	DMC0 On-die termination	Not Muxed	DMC0_ODT
$\overline{\text{DMC0\_RAS}}$	DMC0 Row Address Strobe	Not Muxed	$\overline{\text{DMC0\_RAS}}$
$\overline{\text{DMC0\_RESET}}$	DMC0 Reset (DDR3 only)	Not Muxed	$\overline{\text{DMC0\_RESET}}$
DMC0_RZQ	DMC0 External calibration resistor connection	Not Muxed	DMC0_RZQ
DMC0_UDM	DMC0 Data Mask for Upper Byte	Not Muxed	DMC0_UDM
DMC0_UDQS	DMC0 Data Strobe for Upper Byte	Not Muxed	DMC0_UDQS
$\overline{\text{DMC0\_UDQS}}$	DMC0 Data Strobe for Upper Byte (complement)	Not Muxed	$\overline{\text{DMC0\_UDQS}}$
DMC0_VREF	DMC0 Voltage Reference	Not Muxed	DMC0_VREF
$\overline{\text{DMC0\_WE}}$	DMC0 Write Enable	Not Muxed	$\overline{\text{DMC0\_WE}}$
DMC1_A00	DMC1 Address 0	Not Muxed	DMC1_A00
DMC1_A01	DMC1 Address 1	Not Muxed	DMC1_A01
DMC1_A02	DMC1 Address 2	Not Muxed	DMC1_A02
DMC1_A03	DMC1 Address 3	Not Muxed	DMC1_A03
DMC1_A04	DMC1 Address 4	Not Muxed	DMC1_A04
DMC1_A05	DMC1 Address 5	Not Muxed	DMC1_A05
DMC1_A06	DMC1 Address 6	Not Muxed	DMC1_A06
DMC1_A07	DMC1 Address 7	Not Muxed	DMC1_A07
DMC1_A08	DMC1 Address 8	Not Muxed	DMC1_A08
DMC1_A09	DMC1 Address 9	Not Muxed	DMC1_A09
DMC1_A10	DMC1 Address 10	Not Muxed	DMC1_A10
DMC1_A11	DMC1 Address 11	Not Muxed	DMC1_A11
DMC1_A12	DMC1 Address 12	Not Muxed	DMC1_A12
DMC1_A13	DMC1 Address 13	Not Muxed	DMC1_A13
DMC1_A14	DMC1 Address 14	Not Muxed	DMC1_A14
DMC1_A15	DMC1 Address 15	Not Muxed	DMC1_A15
DMC1_BA0	DMC1 Bank Address 0	Not Muxed	DMC1_BA0
DMC1_BA1	DMC1 Bank Address 1	Not Muxed	DMC1_BA1
DMC1_BA2	DMC1 Bank Address 2	Not Muxed	DMC1_BA2
$\overline{\text{DMC1\_CAS}}$	DMC1 Column Address Strobe	Not Muxed	$\overline{\text{DMC1\_CAS}}$
DMC1_CK	DMC1 Clock	Not Muxed	DMC1_CK

Table 19. ADSP-SC58x/ADSP-2158x 529-Ball CSP\_BGA Signal Descriptions (Continued)

Signal Name	Description	Port	Pin Name
DMC1_CKE	DMC1 Clock enable	Not Muxed	DMC1_CKE
$\overline{\text{DMC1\_CK}}$	DMC1 Clock (complement)	Not Muxed	$\overline{\text{DMC1\_CK}}$
$\overline{\text{DMC1\_CS0}}$	DMC1 Chip Select 0	Not Muxed	$\overline{\text{DMC1\_CS0}}$
DMC1_DQ00	DMC1 Data 0	Not Muxed	DMC1_DQ00
DMC1_DQ01	DMC1 Data 1	Not Muxed	DMC1_DQ01
DMC1_DQ02	DMC1 Data 2	Not Muxed	DMC1_DQ02
DMC1_DQ03	DMC1 Data 3	Not Muxed	DMC1_DQ03
DMC1_DQ04	DMC1 Data 4	Not Muxed	DMC1_DQ04
DMC1_DQ05	DMC1 Data 5	Not Muxed	DMC1_DQ05
DMC1_DQ06	DMC1 Data 6	Not Muxed	DMC1_DQ06
DMC1_DQ07	DMC1 Data 7	Not Muxed	DMC1_DQ07
DMC1_DQ08	DMC1 Data 8	Not Muxed	DMC1_DQ08
DMC1_DQ09	DMC1 Data 9	Not Muxed	DMC1_DQ09
DMC1_DQ10	DMC1 Data 10	Not Muxed	DMC1_DQ10
DMC1_DQ11	DMC1 Data 11	Not Muxed	DMC1_DQ11
DMC1_DQ12	DMC1 Data 12	Not Muxed	DMC1_DQ12
DMC1_DQ13	DMC1 Data 13	Not Muxed	DMC1_DQ13
DMC1_DQ14	DMC1 Data 14	Not Muxed	DMC1_DQ14
DMC1_DQ15	DMC1 Data 15	Not Muxed	DMC1_DQ15
DMC1_LDM	DMC1 Data Mask for Lower Byte	Not Muxed	DMC1_LDM
DMC1_LDQS	DMC1 Data Strobe for Lower Byte	Not Muxed	DMC1_LDQS
$\overline{\text{DMC1\_LDQS}}$	DMC1 Data Strobe for Lower Byte (complement)	Not Muxed	$\overline{\text{DMC1\_LDQS}}$
DMC1_ODT	DMC1 On-die termination	Not Muxed	DMC1_ODT
$\overline{\text{DMC1\_RAS}}$	DMC1 Row Address Strobe	Not Muxed	$\overline{\text{DMC1\_RAS}}$
$\overline{\text{DMC1\_RESET}}$	DMC1 Reset (DDR3 only)	Not Muxed	$\overline{\text{DMC1\_RESET}}$
DMC1_RZQ	DMC1 External calibration resistor connection	Not Muxed	DMC1_RZQ
DMC1_UDM	DMC1 Data Mask for Upper Byte	Not Muxed	DMC1_UDM
DMC1_UDQS	DMC1 Data Strobe for Upper Byte	Not Muxed	DMC1_UDQS
$\overline{\text{DMC1\_UDQS}}$	DMC1 Data Strobe for Upper Byte (complement)	Not Muxed	$\overline{\text{DMC1\_UDQS}}$
DMC1_VREF	DMC1 Voltage Reference	Not Muxed	DMC1_VREF
$\overline{\text{DMC1\_WE}}$	DMC1 Write Enable	Not Muxed	$\overline{\text{DMC1\_WE}}$
ETH0_CRS	ETH0 Carrier Sense/RMII Receive Data Valid	A	PA_07
ETH0_MDC	ETH0 Management Channel Clock	A	PA_02
ETH0_MDIO	ETH0 Management Channel Serial Data	A	PA_03
ETH0_PTPAUXIN0	ETH0 PTP Auxiliary Trigger Input 0	B	PB_03
ETH0_PTPAUXIN1	ETH0 PTP Auxiliary Trigger Input 1	B	PB_04
ETH0_PTPAUXIN2	ETH0 PTP Auxiliary Trigger Input 2	B	PB_05
ETH0_PTPAUXIN3	ETH0 PTP Auxiliary Trigger Input 3	B	PB_06
ETH0_PTPCLKIN0	ETH0 PTP Clock Input 0	B	PB_02
ETH0_PTPPPS0	ETH0 PTP Pulse-Per-Second Output 0	B	PB_01
ETH0_PTPPPS1	ETH0 PTP Pulse-Per-Second Output 1	B	PB_00
ETH0_PTPPPS2	ETH0 PTP Pulse-Per-Second Output 2	A	PA_15
ETH0_PTPPPS3	ETH0 PTP Pulse-Per-Second Output 3	A	PA_14
ETH0_RXCLK_REFCLK	ETH0 RXCLK (GigE) or REFCLK (10/100)	A	PA_06
ETH0_RXCTL_CRS	ETH0 RXCTL (GigE) or CRS (10/100)	A	PA_07
ETH0_RXD0	ETH0 Receive Data 0	A	PA_04
ETH0_RXD1	ETH0 Receive Data 1	A	PA_05
ETH0_RXD2	ETH0 Receive Data 2	A	PA_08

Table 19. ADSP-SC58x/ADSP-2158x 529-Ball CSP\_BGA Signal Descriptions (Continued)

Signal Name	Description	Port	Pin Name
ETH0_RXD3	ETH0 Receive Data 3	A	PA_09
ETH0_TXCLK	ETH0 Transmit Clock	A	PA_11
ETH0_TXCTL_TXEN	ETH0 TXCTL (GigE) or TXEN (10/100)	A	PA_10
ETH0_TXD0	ETH0 Transmit Data 0	A	PA_00
ETH0_TXD1	ETH0 Transmit Data 1	A	PA_01
ETH0_TXD2	ETH0 Transmit Data 2	A	PA_12
ETH0_TXD3	ETH0 Transmit Data 3	A	PA_13
ETH0_TXEN	ETH0 Transmit Enable	A	PA_10
ETH1_CRS	ETH1 Carrier Sense/RMII Receive Data Valid	F	PF_13
ETH1_MDC	ETH1 Management Channel Clock	F	PF_14
ETH1_MDIO	ETH1 Management Channel Serial Data	F	PF_15
ETH1_REFCLK	ETH1 Reference Clock	G	PG_00
ETH1_RXD0	ETH1 Receive Data 0	G	PG_04
ETH1_RXD1	ETH1 Receive Data 1	G	PG_05
ETH1_TXD0	ETH1 Transmit Data 0	G	PG_02
ETH1_TXD1	ETH1 Transmit Data 1	G	PG_03
ETH1_TXEN	ETH1 Transmit Enable	G	PG_01
HADC0_EOC_DOUT	HADC0 End of Conversion / Serial Data Out	F	PF_02
HADC0_MUX0	HADC0 Controls to external multiplexer	F	PF_05
HADC0_MUX1	HADC0 Controls to external multiplexer	F	PF_04
HADC0_MUX2	HADC0 Controls to external multiplexer	F	PF_03
HADC0_VIN0	HADC0 Analog Input at channel 0	Not Muxed	HADC0_VIN0
HADC0_VIN1	HADC0 Analog Input at channel 1	Not Muxed	HADC0_VIN1
HADC0_VIN2	HADC0 Analog Input at channel 2	Not Muxed	HADC0_VIN2
HADC0_VIN3	HADC0 Analog Input at channel 3	Not Muxed	HADC0_VIN3
HADC0_VIN4	HADC0 Analog Input at channel 4	Not Muxed	HADC0_VIN4
HADC0_VIN5	HADC0 Analog Input at channel 5	Not Muxed	HADC0_VIN5
HADC0_VIN6	HADC0 Analog Input at channel 6	Not Muxed	HADC0_VIN6
HADC0_VIN7	HADC0 Analog Input at channel 7	Not Muxed	HADC0_VIN7
HADC0_VREFN	HADC0 Ground Reference for ADC	Not Muxed	HADC0_VREFN
HADC0_VREFP	HADC0 External Reference for ADC	Not Muxed	HADC0_VREFP
JTG_TCK	TAPC JTAG Clock	Not Muxed	JTG_TCK
JTG_TDI	TAPC JTAG Serial Data In	Not Muxed	JTG_TDI
JTG_TDO	TAPC JTAG Serial Data Out	Not Muxed	JTG_TDO
JTG_TMS	TAPC JTAG Mode Select	Not Muxed	JTG_TMS
JTG_TRST	TAPC JTAG Reset	Not Muxed	JTG_TRST
LP0_ACK	LP0 Acknowledge	D	PD_11
LP0_CLK	LP0 Clock	D	PD_10
LP0_D0	LP0 Data 0	D	PD_02
LP0_D1	LP0 Data 1	D	PD_03
LP0_D2	LP0 Data 2	D	PD_04
LP0_D3	LP0 Data 3	D	PD_05
LP0_D4	LP0 Data 4	D	PD_06
LP0_D5	LP0 Data 5	D	PD_07
LP0_D6	LP0 Data 6	D	PD_08
LP0_D7	LP0 Data 7	D	PD_09
LP1_ACK	LP1 Acknowledge	B	PB_15
LP1_CLK	LP1 Clock	C	PC_00

**Table 19. ADSP-SC58x/ADSP-2158x 529-Ball CSP\_BGA Signal Descriptions (Continued)**

Signal Name	Description	Port	Pin Name
LP1_D0	LP1 Data 0	B	PB_07
LP1_D1	LP1 Data 1	B	PB_08
LP1_D2	LP1 Data 2	B	PB_09
LP1_D3	LP1 Data 3	B	PB_10
LP1_D4	LP1 Data 4	B	PB_11
LP1_D5	LP1 Data 5	B	PB_12
LP1_D6	LP1 Data 6	B	PB_13
LP1_D7	LP1 Data 7	B	PB_14
MLB0_CLKN	MLB0 Differential Clock (-)	Not Muxed	MLB0_CLKN
MLB0_CLKP	MLB0 Differential Clock (+)	Not Muxed	MLB0_CLKP
MLB0_DATN	MLB0 Differential Data (-)	Not Muxed	MLB0_DATN
MLB0_DATP	MLB0 Differential Data (+)	Not Muxed	MLB0_DATP
MLB0_SIGN	MLB0 Differential Signal (-)	Not Muxed	MLB0_SIGN
MLB0_SIGP	MLB0 Differential Signal (+)	Not Muxed	MLB0_SIGP
MLB0_CLK	MLB0 Single-Ended Clock	B	PB_04
MLB0_DAT	MLB0 Single-Ended Data	B	PB_06
MLB0_SIG	MLB0 Single-Ended Signal	B	PB_05
MLB0_CLKOUT	MLB0 Single-Ended Clock Out	D	PD_14
MSIO_CD	MSIO Card Detect	F	PF_12
MSIO_CLK	MSIO Clock	F	PF_11
MSIO_CMD	MSIO Command	F	PF_10
MSIO_D0	MSIO Data 0	F	PF_02
MSIO_D1	MSIO Data 1	F	PF_03
MSIO_D2	MSIO Data 2	F	PF_04
MSIO_D3	MSIO Data 3	F	PF_05
MSIO_D4	MSIO Data 4	F	PF_06
MSIO_D5	MSIO Data 5	F	PF_07
MSIO_D6	MSIO Data 6	F	PF_08
MSIO_D7	MSIO Data 7	F	PF_09
MSIO_INT	MSIO eSDIO Interrupt Input	F	PF_13
PA_00-15	PORTA Position 00 through Position 15	A	PA_00-15
PB_00-15	PORTB Position 00 through Position 15	B	PB_00-15
PCIE0_CLKM	PCIE0 CLK -	Not Muxed	PCIE0_CLKM
PCIE0_CLKP	PCIE0 CLK +	Not Muxed	PCIE0_CLKP
PCIE0_REF	PCIE0 Reference	Not Muxed	PCIE0_REF
PCIE0_RXM	PCIE0 RX -	Not Muxed	PCIE0_RXM
PCIE0_RXP	PCIE0 RX +	Not Muxed	PCIE0_RXP
PCIE0_TXM	PCIE0 TX -	Not Muxed	PCIE0_TXM
PCIE0_TXP	PCIE0 TX +	Not Muxed	PCIE0_TXP
PC_00-15	PORTC Position 00 through Position 15	C	PC_00-15
PD_00-15	PORTD Position 00 through Position 15	D	PD_00-15
PE_00-15	PORTE Position 00 through Position 15	E	PE_00-15
PF_00-15	PORTF Position 00 through Position 15	F	PF_00-15
PG_00-5	PORTG Position 00 through Position 5	G	PG_00-5
PPIO_CLK	EPPIO Clock	E	PE_03
PPIO_D00	EPPIO Data 0	E	PE_12
PPIO_D01	EPPIO Data 1	E	PE_11
PPIO_D02	EPPIO Data 2	E	PE_10

Table 19. ADSP-SC58x/ADSP-2158x 529-Ball CSP\_BGA Signal Descriptions (Continued)

Signal Name	Description	Port	Pin Name
PPIO_D03	EPPIO Data 3	E	PE_09
PPIO_D04	EPPIO Data 4	E	PE_08
PPIO_D05	EPPIO Data 5	E	PE_07
PPIO_D06	EPPIO Data 6	E	PE_06
PPIO_D07	EPPIO Data 7	E	PE_05
PPIO_D08	EPPIO Data 8	E	PE_04
PPIO_D09	EPPIO Data 9	E	PE_00
PPIO_D10	EPPIO Data 10	D	PD_15
PPIO_D11	EPPIO Data 11	D	PD_14
PPIO_D12	EPPIO Data 12	B	PB_04
PPIO_D13	EPPIO Data 13	B	PB_05
PPIO_D14	EPPIO Data 14	B	PB_00
PPIO_D15	EPPIO Data 15	B	PB_01
PPIO_D16	EPPIO Data 16	B	PB_02
PPIO_D17	EPPIO Data 17	B	PB_03
PPIO_D18	EPPIO Data 18	D	PD_13
PPIO_D19	EPPIO Data 19	D	PD_12
PPIO_D20	EPPIO Data 20	E	PE_13
PPIO_D21	EPPIO Data 21	E	PE_14
PPIO_D22	EPPIO Data 22	E	PE_15
PPIO_D23	EPPIO Data 23	D	PD_00
PPIO_FS1	EPPIO Frame Sync 1 (HSYNC)	E	PE_02
PPIO_FS2	EPPIO Frame Sync 2 (VSYNC)	E	PE_01
PPIO_FS3	EPPIO Frame Sync 3 (FIELD)	C	PC_15
PWM0_AH	PWM0 Channel A High Side	B	PB_07
PWM0_AL	PWM0 Channel A Low Side	B	PB_08
PWM0_BH	PWM0 Channel B High Side	B	PB_06
PWM0_BL	PWM0 Channel B Low Side	C	PC_00
PWM0_CH	PWM0 Channel C High Side	B	PB_13
PWM0_CL	PWM0 Channel C Low Side	B	PB_14
PWM0_DH	PWM0 Channel D High Side	B	PB_11
PWM0_DL	PWM0 Channel D Low Side	B	PB_12
PWM0_SYNC	PWM0 PWMTMR Grouped	E	PE_09
PWM0_TRIP0	PWM0 Shutdown Input 0	B	PB_15
PWM1_AH	PWM1 Channel A High Side	D	PD_03
PWM1_AL	PWM1 Channel A Low Side	D	PD_04
PWM1_BH	PWM1 Channel B High Side	D	PD_05
PWM1_BL	PWM1 Channel B Low Side	D	PD_06
PWM1_CH	PWM1 Channel C High Side	D	PD_07
PWM1_CL	PWM1 Channel C Low Side	D	PD_08
PWM1_DH	PWM1 Channel D High Side	D	PD_09
PWM1_DL	PWM1 Channel D Low Side	D	PD_10
PWM1_SYNC	PWM1 PWMTMR Grouped	D	PD_11
PWM1_TRIP0	PWM1 Shutdown Input 0	D	PD_02
PWM2_AH	PWM2 Channel A High Side	F	PF_07
PWM2_AL	PWM2 Channel A Low Side	F	PF_06
PWM2_BH	PWM2 Channel B High Side	F	PF_09
PWM2_BL	PWM2 Channel B Low Side	F	PF_08

**Table 19. ADSP-SC58x/ADSP-2158x 529-Ball CSP\_BGA Signal Descriptions (Continued)**

Signal Name	Description	Port	Pin Name
PWM2_CH	PWM2 Channel C High Side	D	PD_15
PWM2_CL	PWM2 Channel C Low Side	E	PE_00
PWM2_DH	PWM2 Channel D High Side	E	PE_04
PWM2_DL	PWM2 Channel D Low Side	E	PE_10
PWM2_SYNC	PWM2 PWMTMR Grouped	E	PE_05
PWM2_TRIP0	PWM2 Shutdown Input 0	D	PD_14
GND	Ground	Not Muxed	GND
VDD_EXT	External Voltage Domain	Not Muxed	VDD_EXT
VDD_INT	Internal Voltage Domain	Not Muxed	VDD_INT
RTC0_CLKIN	RTC0 Crystal input / external oscillator connection	Not Muxed	RTC0_CLKIN
RTC0_XTAL	RTC0 Crystal output	Not Muxed	RTC0_XTAL
SINC0_CLK0	SINC0 Clock 0	B	PB_01
SINC0_D0	SINC0 Data 0	A	PA_14
SINC0_D1	SINC0 Data 1	A	PA_15
SINC0_D2	SINC0 Data 2	B	PB_00
SINC0_D3	SINC0 Data 3	B	PB_04
SMC0_A01	SMC0 Address 1	B	PB_05
SMC0_A02	SMC0 Address 2	B	PB_06
SMC0_A03	SMC0 Address 3	B	PB_03
SMC0_A04	SMC0 Address 4	B	PB_02
SMC0_A05	SMC0 Address 5	D	PD_13
SMC0_A06	SMC0 Address 6	D	PD_12
SMC0_A07	SMC0 Address 7	B	PB_01
SMC0_A08	SMC0 Address 8	B	PB_00
SMC0_A09	SMC0 Address 9	A	PA_15
SMC0_A10	SMC0 Address 10	A	PA_14
SMC0_A11	SMC0 Address 11	A	PA_09
SMC0_A12	SMC0 Address 12	A	PA_08
SMC0_A13	SMC0 Address 13	A	PA_13
SMC0_A14	SMC0 Address 14	A	PA_12
SMC0_A15	SMC0 Address 15	A	PA_11
SMC0_A16	SMC0 Address 16	A	PA_07
SMC0_A17	SMC0 Address 17	A	PA_06
SMC0_A18	SMC0 Address 18	A	PA_05
SMC0_A19	SMC0 Address 19	A	PA_04
SMC0_A20	SMC0 Address 20	A	PA_01
SMC0_A21	SMC0 Address 21	A	PA_00
SMC0_A22	SMC0 Address 22	A	PA_10
SMC0_A23	SMC0 Address 23	A	PA_03
SMC0_A24	SMC0 Address 24	A	PA_02
SMC0_A25	SMC0 Address 25	C	PC_12
SMC0_ABE0	SMC0 Byte Enable 0	E	PE_14
SMC0_ABE1	SMC0 Byte Enable 1	E	PE_15
SMC0_AMS0	SMC0 Memory Select 0	C	PC_15
SMC0_AMS1	SMC0 Memory Select 1	E	PE_13
SMC0_AMS2	SMC0 Memory Select 2	C	PC_07
SMC0_AMS3	SMC0 Memory Select 3	C	PC_08
SMC0_AOE	SMC0 Output Enable	D	PD_01

Table 19. ADSP-SC58x/ADSP-2158x 529-Ball CSP\_BGA Signal Descriptions (Continued)

Signal Name	Description	Port	Pin Name
SMC0_ARDY	SMC0 Asynchronous Ready	B	PB_04
$\overline{\text{SMC0\_ARE}}$	SMC0 Read Enable	C	PC_00
$\overline{\text{SMC0\_AWE}}$	SMC0 Write Enable	B	PB_15
SMC0_D00	SMC0 Data 0	E	PE_12
SMC0_D01	SMC0 Data 1	E	PE_11
SMC0_D02	SMC0 Data 2	E	PE_10
SMC0_D03	SMC0 Data 3	E	PE_09
SMC0_D04	SMC0 Data 4	E	PE_00
SMC0_D05	SMC0 Data 5	D	PD_15
SMC0_D06	SMC0 Data 6	D	PD_14
SMC0_D07	SMC0 Data 7	D	PD_00
SMC0_D08	SMC0 Data 8	B	PB_14
SMC0_D09	SMC0 Data 9	B	PB_13
SMC0_D10	SMC0 Data 10	B	PB_12
SMC0_D11	SMC0 Data 11	B	PB_11
SMC0_D12	SMC0 Data 12	B	PB_10
SMC0_D13	SMC0 Data 13	B	PB_09
SMC0_D14	SMC0 Data 14	B	PB_08
SMC0_D15	SMC0 Data 15	B	PB_07
SPI0_CLK	SPI0 Clock	C	PC_09
SPI0_MISO	SPI0 Master In, Slave Out	C	PC_10
SPI0_MOSI	SPI0 Master Out, Slave In	C	PC_11
SPI0_RDY	SPI0 Ready	C	PC_12
$\overline{\text{SPI0\_SEL1}}$	SPI0 Slave Select Output 1	C	PC_07
$\overline{\text{SPI0\_SEL2}}$	SPI0 Slave Select Output 2	D	PD_01
$\overline{\text{SPI0\_SEL3}}$	SPI0 Slave Select Output 3	C	PC_12
$\overline{\text{SPI0\_SEL4}}$	SPI0 Slave Select Output 4	C	PC_00
$\overline{\text{SPI0\_SEL5}}$	SPI0 Slave Select Output 5	E	PE_01
$\overline{\text{SPI0\_SEL6}}$	SPI0 Slave Select Output 6	E	PE_02
$\overline{\text{SPI0\_SEL7}}$	SPI0 Slave Select Output 7	E	PE_03
$\overline{\text{SPI0\_SS}}$	SPI0 Slave Select Input	D	PD_01
SPI1_CLK	SPI1 Clock	E	PE_13
SPI1_MISO	SPI1 Master In, Slave Out	E	PE_14
SPI1_MOSI	SPI1 Master Out, Slave In	E	PE_15
SPI1_RDY	SPI1 Ready	E	PE_08
$\overline{\text{SPI1\_SEL1}}$	SPI1 Slave Select Output 1	C	PC_13
$\overline{\text{SPI1\_SEL2}}$	SPI1 Slave Select Output 2	E	PE_07
$\overline{\text{SPI1\_SEL3}}$	SPI1 Slave Select Output 3	E	PE_11
$\overline{\text{SPI1\_SEL4}}$	SPI1 Slave Select Output 4	E	PE_12
$\overline{\text{SPI1\_SEL5}}$	SPI1 Slave Select Output 5	E	PE_08
$\overline{\text{SPI1\_SEL6}}$	SPI1 Slave Select Output 6	F	PF_00
$\overline{\text{SPI1\_SEL7}}$	SPI1 Slave Select Output 7	F	PF_01
$\overline{\text{SPI1\_SS}}$	SPI1 Slave Select Input	E	PE_11
SPI2_CLK	SPI2 Clock	C	PC_01
SPI2_D2	SPI2 Data 2	C	PC_04
SPI2_D3	SPI2 Data 3	C	PC_05
SPI2_MISO	SPI2 Master In, Slave Out	C	PC_02
SPI2_MOSI	SPI2 Master Out, Slave In	C	PC_03

**Table 19. ADSP-SC58x/ADSP-2158x 529-Ball CSP\_BGA Signal Descriptions (Continued)**

Signal Name	Description	Port	Pin Name
SPI2_RDY	SPI2 Ready	E	PE_12
$\overline{\text{SPI2\_SEL1}}$	SPI2 Slave Select Output 1	C	PC_06
$\overline{\text{SPI2\_SEL2}}$	SPI2 Slave Select Output 2	E	PE_03
$\overline{\text{SPI2\_SEL3}}$	SPI2 Slave Select Output 3	E	PE_04
$\overline{\text{SPI2\_SEL4}}$	SPI2 Slave Select Output 4	E	PE_05
$\overline{\text{SPI2\_SEL5}}$	SPI2 Slave Select Output 5	E	PE_06
$\overline{\text{SPI2\_SS}}$	SPI2 Slave Select Input	C	PC_06
SYS_BMODE0	Boot Mode Control 0	Not Muxed	SYS_BMODE0
SYS_BMODE1	Boot Mode Control 1	Not Muxed	SYS_BMODE1
SYS_BMODE2	Boot Mode Control 2	Not Muxed	SYS_BMODE2
SYS_CLKIN0	Clock/Crystal Input	Not Muxed	SYS_CLKIN0
SYS_CLKIN1	Clock/Crystal Input	Not Muxed	SYS_CLKIN1
SYS_CLKOUT	Processor Clock Output	Not Muxed	SYS_CLKOUT
SYS_FAULT	Active-High Fault Output	Not Muxed	SYS_FAULT
$\overline{\text{SYS\_FAULT}}$	Active-Low Fault Output	Not Muxed	$\overline{\text{SYS\_FAULT}}$
$\overline{\text{SYS\_HWRST}}$	Processor Hardware Reset Control	Not Muxed	$\overline{\text{SYS\_HWRST}}$
$\overline{\text{SYS\_RESOUT}}$	Reset Output	Not Muxed	$\overline{\text{SYS\_RESOUT}}$
SYS_XTALO	Crystal Output	Not Muxed	SYS_XTALO
SYS_XTAL1	Crystal Output	Not Muxed	SYS_XTAL1
TMO_ACIO	TIMER0 Alternate Capture Input 0	C	PC_14
TMO_AC11	TIMER0 Alternate Capture Input 1	B	PB_03
TMO_AC12	TIMER0 Alternate Capture Input 2	D	PD_13
TMO_AC13	TIMER0 Alternate Capture Input 3	C	PC_07
TMO_AC14	TIMER0 Alternate Capture Input 4	B	PB_10
TMO_ACLK1	TIMER0 Alternate Clock 1	D	PD_08
TMO_ACLK2	TIMER0 Alternate Clock 2	D	PD_09
TMO_ACLK3	TIMER0 Alternate Clock 3	B	PB_00
TMO_ACLK4	TIMER0 Alternate Clock 4	B	PB_01
TMO_CLK	TIMER0 Clock	C	PC_11
TMO_TMR0	TIMER0 Timer 0	E	PE_09
TMO_TMR1	TIMER0 Timer 1	B	PB_15
TMO_TMR2	TIMER0 Timer 2	B	PB_10
TMO_TMR3	TIMER0 Timer 3	B	PB_07
TMO_TMR4	TIMER0 Timer 4	B	PB_08
TMO_TMR5	TIMER0 Timer 5	B	PB_14
TMO_TMR6	TIMER0 Timer 6	F	PF_00
TMO_TMR7	TIMER0 Timer 7	F	PF_01
TRACE0_CLK	TRACE0 Trace Clock	G	PG_00
$\overline{\text{TRACE0\_CLK}}$	TRACE0 Trace Clock	D	PD_10
TRACE0_D00	TRACE0 Trace Data	F	PF_13
$\overline{\text{TRACE0\_D00}}$	TRACE0 Trace Data 0	D	PD_02
$\overline{\text{TRACE0\_D01}}$	TRACE0 Trace Data 1	D	PD_03
$\overline{\text{TRACE0\_D01}}$	TRACE0 Trace Data	F	PF_14
$\overline{\text{TRACE0\_D02}}$	TRACE0 Trace Data	F	PF_15
$\overline{\text{TRACE0\_D02}}$	TRACE0 Trace Data 2	D	PD_04
$\overline{\text{TRACE0\_D03}}$	TRACE0 Trace Data	G	PG_01
$\overline{\text{TRACE0\_D03}}$	TRACE0 Trace Data 3	D	PD_05
$\overline{\text{TRACE0\_D04}}$	TRACE0 Trace Data	G	PG_02

Table 19. ADSP-SC58x/ADSP-2158x 529-Ball CSP\_BGA Signal Descriptions (Continued)

Signal Name	Description	Port	Pin Name
TRACE0_D04	TRACE0 Trace Data 4	D	PD_06
TRACE0_D05	TRACE0 Trace Data 5	D	PD_07
TRACE0_D05	TRACE0 Trace Data	G	PG_03
TRACE0_D06	TRACE0 Trace Data	G	PG_04
TRACE0_D06	TRACE0 Trace Data 6	D	PD_08
TRACE0_D07	TRACE0 Trace Data	G	PG_05
TRACE0_D07	TRACE0 Trace Data 7	D	PD_09
TRACE0_D08	TRACE0 Trace Data 8	F	PF_13
TRACE0_D09	TRACE0 Trace Data 9	F	PF_14
TRACE0_D10	TRACE0 Trace Data 10	F	PF_15
TRACE0_D11	TRACE0 Trace Data 11	G	PG_01
TRACE0_D12	TRACE0 Trace Data 12	G	PG_02
TRACE0_D13	TRACE0 Trace Data 13	G	PG_03
TRACE0_D14	TRACE0 Trace Data 14	G	PG_04
TRACE0_D15	TRACE0 Trace Data 15	G	PG_05
TWI0_SCL	TWI0 Serial Clock	Not Muxed	TWI0_SCL
TWI0_SDA	TWI0 Serial Data	Not Muxed	TWI0_SDA
TWI1_SCL	TWI1 Serial Clock	Not Muxed	TWI1_SCL
TWI1_SDA	TWI1 Serial Data	Not Muxed	TWI1_SDA
TWI2_SCL	TWI2 Serial Clock	Not Muxed	TWI2_SCL
TWI2_SDA	TWI2 Serial Data	Not Muxed	TWI2_SDA
UART0_CTS	UART0 Clear to Send	D	PD_00
UART0_RTS	UART0 Request to Send	C	PC_15
UART0_RX	UART0 Receive	C	PC_14
UART0_TX	UART0 Transmit	C	PC_13
UART1_CTS	UART1 Clear to Send	E	PE_01
UART1_RTS	UART1 Request to Send	E	PE_02
UART1_RX	UART1 Receive	B	PB_03
UART1_TX	UART1 Transmit	B	PB_02
UART2_CTS	UART2 Clear to Send	E	PE_11
UART2_RTS	UART2 Request to Send	E	PE_10
UART2_RX	UART2 Receive	D	PD_13
UART2_TX	UART2 Transmit	D	PD_12
USB0_CLKIN	USB0 Clock/Crystal Input	Not Muxed	USB_CLKIN
USB0_DM	USB0 Data -	Not Muxed	USB0_DM
USB0_DP	USB0 Data +	Not Muxed	USB0_DP
USB0_ID	USB0 OTG ID	Not Muxed	USB0_ID
USB0_VBC	USB0 VBUS Control	Not Muxed	USB0_VBC
USB0_VBUS	USB0 Bus Voltage	Not Muxed	USB0_VBUS
USB0_XTAL	USB0 Crystal	Not Muxed	USB_XTAL
USB1_DM	USB1 Data -	Not Muxed	USB1_DM
USB1_DP	USB1 Data +	Not Muxed	USB1_DP
USB1_VBUS	USB1 Bus Voltage	Not Muxed	USB1_VBUS
VDD_DMC	DMC VDD	Not Muxed	VDD_DMC
VDD_HADC	HADC VDD	Not Muxed	VDD_HADC
VDD_PCIE	PCIE Supply Voltage	Not Muxed	VDD_PCIE
VDD_PCIE_RX	PCIE RX Supply Voltage	Not Muxed	VDD_PCIE_RX

**Preliminary Technical Data ADSP-SC582/583/584/587/589/ADSP-21583/584/587**

**Table 19. ADSP-SC58x/ADSP-2158x 529-Ball CSP\_BGA Signal Descriptions (Continued)**

<b>Signal Name</b>	<b>Description</b>	<b>Port</b>	<b>Pin Name</b>
VDD_PCIE_TX	PCIe TX Supply Voltage	Not Muxed	VDD_PCIE_TX
VDD_RTC	RTC VDD	Not Muxed	VDD_RTC
VDD_USB	USB VDD	Not Muxed	VDD_USB

**GPIO MULTIPLEXING FOR 529-BALL CSP\_BGA**

Table 20 through Table 26 identify the pin functions that are multiplexed on the general-purpose I/O pins of the 529-ball CSP\_BGA package.

**Table 20. Signal Multiplexing for Port A**

Signal Name	Multiplexed Function 0	Multiplexed Function 1	Multiplexed Function 2	Multiplexed Function 3	Multiplexed Function Input Tap
PA_00	ETH0_TXD0			SMC0_A21	
PA_01	ETH0_TXD1			SMC0_A20	
PA_02	ETH0_MDC			SMC0_A24	
PA_03	ETH0_MDIO			SMC0_A23	
PA_04	ETH0_RXD0			SMC0_A19	
PA_05	ETH0_RXD1			SMC0_A18	
PA_06	ETH0_RXCLK_REFCLK			SMC0_A17	
PA_07	ETH0_CRS			SMC0_A16	
PA_08	ETH0_RXD2			SMC0_A12	
PA_09	ETH0_RXD3			SMC0_A11	
PA_10	ETH0_TXEN			SMC0_A22	
PA_11	ETH0_TXCLK			SMC0_A15	
PA_12	ETH0_TXD2			SMC0_A14	
PA_13	ETH0_TXD3			SMC0_A13	
PA_14	ETH0_PTPPPS3	SINCO_D0		SMC0_A10	
PA_15	ETH0_PTPPPS2	SINCO_D1		SMC0_A09	

**Table 21. Signal Multiplexing for Port B**

Signal Name	Multiplexed Function 0	Multiplexed Function 1	Multiplexed Function 2	Multiplexed Function 3	Multiplexed Function Input Tap
PB_00	ETH0_PTPPPS1	SINCO_D2	PPIO_D14	SMC0_A08	TM0_ACLK3
PB_01	ETH0_PTPPPS0	SINCO_CLK0	PPIO_D15	SMC0_A07	TM0_ACLK4
PB_02	ETH0_PTCLKIN0	UART1_TX	PPIO_D16	SMC0_A04	
PB_03	ETH0_PTPAUXIN0	UART1_RX	PPIO_D17	SMC0_A03	TM0_ACI1
PB_04	MLB0_CLK	SINCO_D3	PPIO_D12	SMC0_ARDY	ETH0_PTPAUXIN1
PB_05	MLB0_SIG		PPIO_D13	SMC0_A01	ETH0_PTPAUXIN2
PB_06	MLB0_DAT		PWM0_BH	SMC0_A02	ETH0_PTPAUXIN3
PB_07	LP1_D0	PWM0_AH	TM0_TMR3	SMC0_D15	
PB_08	LP1_D1	PWM0_AL	TM0_TMR4	SMC0_D14	
PB_09	LP1_D2		CAN1_TX	SMC0_D13	
PB_10	LP1_D3	TM0_TMR2	CAN1_RX	SMC0_D12	TM0_ACI4
PB_11	LP1_D4		PWM0_DH	SMC0_D11	CNT0_ZM
PB_12	LP1_D5		PWM0_DL	SMC0_D10	CNT0_UD
PB_13	LP1_D6		PWM0_CH	SMC0_D09	
PB_14	LP1_D7	TM0_TMR5	PWM0_CL	SMC0_D08	CNT0_DG
PB_15	LP1_ACK	PWM0_TRIPO	TM0_TMR1	SMC0_AWE	

Table 22. Signal Multiplexing for Port C

Signal Name	Multiplexed Function 0	Multiplexed Function 1	Multiplexed Function 2	Multiplexed Function 3	Multiplexed Function Input Tap
PC_00	LP1_CLK	PWM0_BL	SPIO_SEL4	SMC0_ARE	
PC_01	SPI2_CLK				
PC_02	SPI2_MISO				
PC_03	SPI2_MOSI				
PC_04	SPI2_D2				
PC_05	SPI2_D3				
PC_06	SPI2_SEL1				SPI2_SS
PC_07	CAN0_RX	SPIO_SEL1		SMC0_AMS2	TM0_AC13
PC_08	CAN0_TX			SMC0_AMS3	
PC_09	SPIO_CLK				
PC_10	SPIO_MISO				
PC_11	SPIO_MOSI				TM0_CLK
PC_12	SPIO_SEL3	SPIO_RDY	ACM0_T0	SMC0_A25	
PC_13	UART0_TX	SPI1_SEL1	ACM0_A0		
PC_14	UART0_RX		ACM0_A1		TM0_AC10
PC_15	UART0_RTS	PPIO_FS3	ACM0_A2	SMC0_AMS0	

Table 23. Signal Multiplexing for Port D

Signal Name	Multiplexed Function 0	Multiplexed Function 1	Multiplexed Function 2	Multiplexed Function 3	Multiplexed Function Input Tap
PD_00	UART0_CTS	PPIO_D23	ACM0_A3	SMC0_D07	
PD_01	SPIO_SEL2		ACM0_A4	SMC0_AOE	SPIO_SS
PD_02	LPO_D0	PWM1_TRIP0	TRACE0_D00		
PD_03	LPO_D1	PWM1_AH	TRACE0_D01		
PD_04	LPO_D2	PWM1_AL	TRACE0_D02		
PD_05	LPO_D3	PWM1_BH	TRACE0_D03		
PD_06	LPO_D4	PWM1_BL	TRACE0_D04		
PD_07	LPO_D5	PWM1_CH	TRACE0_D05		
PD_08	LPO_D6	PWM1_CL	TRACE0_D06		TM0_ACLK1
PD_09	LPO_D7	PWM1_DH	TRACE0_D07		TM0_ACLK2
PD_10	LPO_CLK	PWM1_DL	TRACE0_CLK		
PD_11	LPO_ACK	PWM1_SYNC			
PD_12	UART2_TX		PPIO_D19	SMC0_A06	
PD_13	UART2_RX		PPIO_D18	SMC0_A05	TM0_AC12
PD_14	PPIO_D11	PWM2_TRIP0	MLB0_CLKOUT	SMC0_D06	
PD_15	PPIO_D10	PWM2_CH		SMC0_D05	

Table 24. Signal Multiplexing for Port E

Signal Name	Multiplexed Function 0	Multiplexed Function 1	Multiplexed Function 2	Multiplexed Function 3	Multiplexed Function Input Tap
PE_00	PPIO_D09	PWM2_CL		SMC0_D04	
PE_01	PPIO_FS2	$\overline{\text{SPI0\_SEL5}}$	$\overline{\text{UART1\_CTS}}$	C1_FLG0	
PE_02	PPIO_FS1	$\overline{\text{SPI0\_SEL6}}$	$\overline{\text{UART1\_RTS}}$	C2_FLG0	
PE_03	PPIO_CLK	$\overline{\text{SPI0\_SEL7}}$	$\overline{\text{SPI2\_SEL2}}$	C1_FLG1	
PE_04	PPIO_D08	PWM2_DH	$\overline{\text{SPI2\_SEL3}}$	C2_FLG1	
PE_05	PPIO_D07	PWM2_SYNC	$\overline{\text{SPI2\_SEL4}}$	C1_FLG2	
PE_06	PPIO_D06		$\overline{\text{SPI2\_SEL5}}$	C2_FLG2	
PE_07	PPIO_D05		$\overline{\text{SPI1\_SEL2}}$	C1_FLG3	
PE_08	PPIO_D04	$\overline{\text{SPI1\_SEL5}}$	SPI1_RDY	C2_FLG3	
PE_09	PPIO_D03	PWM0_SYNC	TM0_TMR0	SMC0_D03	
PE_10	PPIO_D02	PWM2_DL	$\overline{\text{UART2\_RTS}}$	SMC0_D02	
PE_11	PPIO_D01	$\overline{\text{SPI1\_SEL3}}$	$\overline{\text{UART2\_CTS}}$	SMC0_D01	$\overline{\text{SPI1\_SS}}$
PE_12	PPIO_D00	$\overline{\text{SPI1\_SEL4}}$	SPI2_RDY	SMC0_D00	
PE_13	SPI1_CLK		PPIO_D20	$\overline{\text{SMC0\_AMST}}$	
PE_14	SPI1_MISO		PPIO_D21	$\overline{\text{SMC0\_ABE0}}$	
PE_15	SPI1_MOSI		PPIO_D22	$\overline{\text{SMC0\_ABE1}}$	

Table 25. Signal Multiplexing for Port F

Signal Name	Multiplexed Function 0	Multiplexed Function 1	Multiplexed Function 2	Multiplexed Function 3	Multiplexed Function Input Tap
PF_00	TM0_TMR6	$\overline{\text{SPI1\_SEL6}}$			
PF_01	TM0_TMR7	$\overline{\text{SPI1\_SEL7}}$			
PF_02	MSIO_D0	HADC0_EOC_DOUT			
PF_03	MSIO_D1	HADC0_MUX2			
PF_04	MSIO_D2	HADC0_MUX1			
PF_05	MSIO_D3	HADC0_MUX0			
PF_06	MSIO_D4	PWM2_AL			
PF_07	MSIO_D5	PWM2_AH			
PF_08	MSIO_D6	PWM2_BL			
PF_09	MSIO_D7	PWM2_BH			
PF_10	MSIO_CMD				
PF_11	MSIO_CLK				
PF_12	$\overline{\text{MSIO\_CD}}$				
PF_13	ETH1_CRS	TRACE0_D08	TRACE0_D00	$\overline{\text{MSIO\_INT}}$	
PF_14	ETH1_MDC	TRACE0_D09	TRACE0_D01		
PF_15	ETH1_MDIO	TRACE0_D10	TRACE0_D02		

Table 26. Signal Multiplexing for Port G

Signal Name	Multiplexed Function 0	Multiplexed Function 1	Multiplexed Function 2	Multiplexed Function 3	Multiplexed Function Input Tap
PG_00	ETH1_REFCLK	TRACE0_CLK			
PG_01	ETH1_TXEN	TRACE0_D11	TRACE0_D03		
PG_02	ETH1_TXD0	TRACE0_D12	TRACE0_D04		
PG_03	ETH1_TXD1	TRACE0_D13	TRACE0_D05		
PG_04	ETH1_RXD0	TRACE0_D14	TRACE0_D06		
PG_05	ETH1_RXD1	TRACE0_D15	TRACE0_D07		

## ADSP-SC58X/ADSP-2158X DESIGNER QUICK REFERENCE

Table 27 provides a quick reference summary of pin related information for circuit board design. The columns in this table provide the following information:

- **Signal Name:** The Signal Name column in the table includes the signal name for every pin and (where applicable) the GPIO multiplexed pin function for every pin.
- **Pin Type:** The Type column in the table identifies the I/O type or supply type of the pin. The abbreviations used in this column are a (analog), s (supply), g (ground) and Input/Output/InOut.
- **Driver Type:** The Driver Type column in the table identifies the driver type used by the pin. The driver types are defined in the output drive currents section of this data sheet.
- **Internal Termination:** The Int Term column in the table specifies the termination present when the processor is not in the reset state.
- **Reset Termination:** The Reset Term column in the table specifies the termination present when the processor is in the reset state.
- **Reset Drive:** The Reset Drive column in the table specifies the active drive on the signal when the processor is in the reset state.
- **Power Domain:** The Power Domain column in the table specifies the power supply domain in which the signal resides.
- **Description and Notes:** The Description and Notes column in the table identifies any special requirements or characteristics for the signal. If no special requirements are listed the signal may be left unconnected if it is not used. Also, for multiplexed general-purpose I/O pins, this column identifies the functions available on the pin.

**Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference**

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
DAI0_PIN01	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 1 Notes: No notes
DAI0_PIN02	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 2 Notes: No notes
DAI0_PIN03	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 3 Notes: No notes
DAI0_PIN04	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 4 Notes: No notes
DAI0_PIN05	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 5 Notes: No notes
DAI0_PIN06	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 6 Notes: No notes
DAI0_PIN07	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 7 Notes: No notes
DAI0_PIN08	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 8 Notes: No notes
DAI0_PIN09	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 9 Notes: No notes
DAI0_PIN10	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 10 Notes: No notes
DAI0_PIN11	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 11 Notes: No notes
DAI0_PIN12	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 12 Notes: No notes
DAI0_PIN13	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 13 Notes: No notes
DAI0_PIN14	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 14 Notes: No notes

Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
DAI0_PIN15	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 15 Notes: No notes
DAI0_PIN16	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 16 Notes: No notes
DAI0_PIN17	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 17 Notes: No notes
DAI0_PIN18	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 18 Notes: No notes
DAI0_PIN19	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 19 Notes: No notes
DAI0_PIN20	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI0 Pin 20 Notes: No notes
DAI1_PIN01	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 1 Notes: No notes
DAI1_PIN02	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 2 Notes: No notes
DAI1_PIN03	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 3 Notes: No notes
DAI1_PIN04	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 4 Notes: No notes
DAI1_PIN05	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 5 Notes: No notes
DAI1_PIN06	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 6 Notes: No notes
DAI1_PIN07	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 7 Notes: No notes
DAI1_PIN08	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 8 Notes: No notes
DAI1_PIN09	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 9 Notes: No notes
DAI1_PIN10	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 10 Notes: No notes
DAI1_PIN11	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 11 Notes: No notes
DAI1_PIN12	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 12 Notes: No notes
DAI1_PIN13	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 13 Notes: No notes
DAI1_PIN14	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 14 Notes: No notes
DAI1_PIN15	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 15 Notes: No notes
DAI1_PIN16	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 16 Notes: No notes
DAI1_PIN17	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 17 Notes: No notes
DAI1_PIN18	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 18 Notes: No notes

Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
DAI1_PIN19	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 19 Notes: No notes
DAI1_PIN20	InOut	A	PullDown	none	none	VDD_EXT	Desc: DAI1 Pin 20 Notes: No notes
DMC0_A00	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Address 0 Notes: No notes
DMC0_A01	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Address 1 Notes: No notes
DMC0_A02	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Address 2 Notes: No notes
DMC0_A03	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Address 3 Notes: No notes
DMC0_A04	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Address 4 Notes: No notes
DMC0_A05	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Address 5 Notes: No notes
DMC0_A06	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Address 6 Notes: No notes
DMC0_A07	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Address 7 Notes: No notes
DMC0_A08	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Address 8 Notes: No notes
DMC0_A09	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Address 9 Notes: No notes
DMC0_A10	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Address 10 Notes: No notes
DMC0_A11	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Address 11 Notes: No notes
DMC0_A12	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Address 12 Notes: No notes
DMC0_A13	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Address 13 Notes: No notes
DMC0_A14	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Address 14 Notes: No notes
DMC0_A15	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Address 15 Notes: No notes
DMC0_BA0	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Bank Address Input 0 Notes: No notes
DMC0_BA1	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Bank Address Input 1 Notes: No notes
DMC0_BA2	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Bank Address Input 2 Notes: No notes
DMC0_CAS	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Column Address Strobe Notes: No notes

# Preliminary Technical Data **ADSP-SC582/583/584/587/589/ADSP-21583/584/587**

**Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)**

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
DMC0_CK	Output	C	none	none	L	VDD_DMC	Desc: DMC0 Clock Notes: No notes
DMC0_CKE	Output	B	none	none	L	VDD_DMC	Desc: DMC0 Clock enable Notes: No notes
$\overline{\text{DMC0\_CK}}$	Output	C	none	none	L	VDD_DMC	Desc: DMC0 Clock (complement) Notes: No notes
$\overline{\text{DMC0\_CS0}}$	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Chip Select 0 Notes: No notes
DMC0_DQ00	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data 0 Notes: No notes
DMC0_DQ01	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data 1 Notes: No notes
DMC0_DQ02	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data 2 Notes: No notes
DMC0_DQ03	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data 3 Notes: No notes
DMC0_DQ04	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data 4 Notes: No notes
DMC0_DQ05	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data 5 Notes: No notes
DMC0_DQ06	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data 6 Notes: No notes
DMC0_DQ07	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data 7 Notes: No notes
DMC0_DQ08	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data 8 Notes: No notes
DMC0_DQ09	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data 9 Notes: No notes

Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
DMC0_DQ10	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data 10 Notes: No notes
DMC0_DQ11	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data 11 Notes: No notes
DMC0_DQ12	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data 12 Notes: No notes
DMC0_DQ13	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data 13 Notes: No notes
DMC0_DQ14	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data 14 Notes: No notes
DMC0_DQ15	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data 15 Notes: No notes
DMC0_LDM	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Data Mask for Lower Byte Notes: No notes
$\overline{\text{DMC0\_LDQS}}$	InOut	C	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data Strobe for Lower Byte (complement) Notes: No notes
DMC0_LDQS	InOut	C	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data Strobe for Lower Byte Notes: External weak pull-down required in LPDDR mode
DMC0_ODT	Output	B	none	none	none	VDD_DMC	Desc: DMC0 On-die termination Notes: No notes
$\overline{\text{DMC0\_RAS}}$	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Row Address Strobe Notes: No notes
$\overline{\text{DMC0\_RESET}}$	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Reset (DDR3 only) Notes: No notes
DMC0_RZQ	a	B	none	none	none	VDD_DMC	Desc: DMC0 External calibration resistor connection Notes: Applicable for DDR2 and DDR3 only. External pull-down of 34 ohms need to be added.
DMC0_UDM	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Data Mask for Upper Byte Notes: No notes

Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
DMC0_UDQS	InOut	C	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data Strobe for Upper Byte Notes: External weak pull-down required in LPDDR mode
$\overline{\text{DMC0\_UDQS}}$	InOut	C	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC0 Data Strobe for Upper Byte (complement) Notes: No notes
DMC0_VREF	a		none	none	none	VDD_DMC	Desc: DMC0 Voltage Reference Notes: No notes
$\overline{\text{DMC0\_WE}}$	Output	B	none	none	none	VDD_DMC	Desc: DMC0 Write Enable Notes: No notes
DMC1_A00	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Address 0 Notes: No notes
DMC1_A01	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Address 1 Notes: No notes
DMC1_A02	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Address 2 Notes: No notes
DMC1_A03	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Address 3 Notes: No notes
DMC1_A04	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Address 4 Notes: No notes
DMC1_A05	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Address 5 Notes: No notes
DMC1_A06	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Address 6 Notes: No notes
DMC1_A07	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Address 7 Notes: No notes
DMC1_A08	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Address 8 Notes: No notes
DMC1_A09	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Address 9 Notes: No notes
DMC1_A10	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Address 10 Notes: No notes
DMC1_A11	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Address 11 Notes: No notes
DMC1_A12	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Address 12 Notes: No notes
DMC1_A13	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Address 13 Notes: No notes
DMC1_A14	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Address 14 Notes: No notes
DMC1_A15	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Address 15 Notes: No notes
DMC1_BA0	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Bank Address Input 0 Notes: No notes

Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
DMC1_BA1	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Bank Address Input 1 Notes: No notes
DMC1_BA2	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Bank Address Input 2 Notes: No notes
$\overline{\text{DMC1\_CAS}}$	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Column Address Strobe Notes: No notes
DMC1_CK	Output	C	none	none	L	VDD_DMC	Desc: DMC1 Clock Notes: No notes
DMC1_CKE	Output	B	none	none	L	VDD_DMC	Desc: DMC1 Clock enable Notes: No notes
$\overline{\text{DMC1\_CK}}$	Output	C	none	none	L	VDD_DMC	Desc: DMC1 Clock (complement) Notes: No notes
$\overline{\text{DMC1\_CS0}}$	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Chip Select 0 Notes: No notes
DMC1_DQ00	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data 0 Notes: No notes
DMC1_DQ01	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data 1 Notes: No notes
DMC1_DQ02	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data 2 Notes: No notes
DMC1_DQ03	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data 3 Notes: No notes
DMC1_DQ04	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data 4 Notes: No notes
DMC1_DQ05	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data 5 Notes: No notes
DMC1_DQ06	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data 6 Notes: No notes
DMC1_DQ07	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data 7 Notes: No notes

Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
DMC1_DQ08	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data 8 Notes: No notes
DMC1_DQ09	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data 9 Notes: No notes
DMC1_DQ10	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data 10 Notes: No notes
DMC1_DQ11	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data 11 Notes: No notes
DMC1_DQ12	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data 12 Notes: No notes
DMC1_DQ13	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data 13 Notes: No notes
DMC1_DQ14	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data 14 Notes: No notes
DMC1_DQ15	InOut	B	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data 15 Notes: No notes
DMC1_LDM	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Data Mask for Lower Byte Notes: No notes
DMC1_LDQS	InOut	C	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data Strobe for Lower Byte Notes: External weak pull-down required in LPDDR mode
$\overline{\text{DMC1\_LDQS}}$	InOut	C	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data Strobe for Lower Byte (complement) Notes: No notes
DMC1_ODT	Output	B	none	none	none	VDD_DMC	Desc: DMC1 On-die termination Notes: No notes
$\overline{\text{DMC1\_RAS}}$	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Row Address Strobe Notes: No notes
$\overline{\text{DMC1\_RESET}}$	InOut	B	none	none	none	VDD_DMC	Desc: DMC1 Reset (DDR3 only) Notes: No notes

Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
DMC1_RZQ	a	B	none	none	none	VDD_DMC	Desc: DMC1 External calibration resistor connection Notes: Applicable for DDR2 and DDR3 only. External pull-down of 34 ohms need to be added.
DMC1_UDM	Output	B	none	none	none	VDD_DMC	Desc: DMC1 Data Mask for Upper Byte Notes: No notes
DMC1_UDQS	InOut	C	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data Strobe for Upper Byte Notes: External weak pull-down required in LPDDR mode
$\overline{\text{DMC1\_UDQS}}$	InOut	C	Internal logic ensures that input signal does not float	none	none	VDD_DMC	Desc: DMC1 Data Strobe for Upper Byte (complement) Notes: No notes
DMC1_VREF	a		none	none	none	VDD_DMC	Desc: DMC1 Voltage Reference Notes: No notes
$\overline{\text{DMC1\_WE}}$	Output	B	none	none	none		Desc: DMC1 Write Enable Notes: No notes
GND	g	NA	none	none	none		Desc: Ground Notes: No notes
HADC0_VIN0	a	NA	none	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 0 Notes: If Input not used connect to GND
HADC0_VIN1	a	NA	none	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 1 Notes: If Input not used connect to GND
HADC0_VIN2	a	NA	none	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 2 Notes: If Input not used connect to GND
HADC0_VIN3	a	NA	none	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 3 Notes: If Input not used connect to GND
HADC0_VIN4	a	NA	none	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 4 Notes: If Input not used connect to GND
HADC0_VIN5	a	NA	none	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 5 Notes: If Input not used connect to GND
HADC0_VIN6	a	NA	none	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 6 Notes: If Input not used connect to GND

# Preliminary Technical Data **ADSP-SC582/583/584/587/589/ADSP-21583/584/587**

**Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)**

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
HADC0_VIN7	a	NA	none	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 7 Notes: If Input not used connect to GND
HADC0_VREFN	s	NA	none	none	none	VDD_HADC	Desc: HADC0 Ground Reference for ADC Notes: No notes
HADC0_VREFP	s	NA	none	none	none	VDD_HADC	Desc: HADC0 External Reference for ADC Notes: No notes
JTG_TCK	Input		PullUp	none	none	VDD_EXT	Desc: JTAG Clock Notes: No notes
JTG_TDI	Input		PullUp	none	none	VDD_EXT	Desc: JTAG Serial Data In Notes: No notes
JTG_TDO	Output	A	none	none	none	VDD_EXT	Desc: JTAG Serial Data Out Notes: No notes
JTG_TMS	InOut	A	PullUp	none	none	VDD_EXT	Desc: JTAG Mode Select Notes: No notes
$\overline{\text{JTG\_TRST}}$	Input		PullDown	none	none	VDD_EXT	Desc: JTAG Reset Notes: No notes
MLB0_CLKN	Input	TBD	Internal logic ensures that input signal does not float	none	none	VDD_EXT	Desc: MLB0 Differential Clock (-) Notes: No notes
MLB0_CLKP	Input	TBD	Internal logic ensures that input signal does not float	none	none	VDD_EXT	Desc: MLB0 Differential Clock (+) Notes: No notes
MLB0_DATN	InOut	TBD	Internal logic ensures that input signal does not float	none	none	VDD_EXT	Desc: MLB0 Differential Data (-) Notes: No notes
MLB0_DATP	InOut	TBD	Internal logic ensures that input signal does not float	none	none	VDD_EXT	Desc: MLB0 Differential Data (+) Notes: No notes
MLB0_SIGN	InOut	TBD	Internal logic ensures that input signal does not float	none	none	VDD_EXT	Desc: MLB0 Differential Signal (-) Notes: No notes
MLB0_SIGP	InOut	TBD	Internal logic ensures that input signal does not float	none	none	VDD_EXT	Desc: MLB0 Differential Signal (+) Notes: No notes
PA_00	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTA Position 0   EMAC0 Transmit Data 0   SMC0 Address 21 Notes: No notes

Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
PA_01	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTA Position 1   EMAC0 Transmit Data 1   SMC0 Address 20 Notes: No notes
PA_02	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTA Position 2   EMAC0 Management Channel Clock   SMC0 Address 24 Notes: No notes
PA_03	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTA Position 3   EMAC0 Management Channel Serial Data   SMC0 Address 23 Notes: No notes
PA_04	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTA Position 4   EMAC0 Receive Data 0   SMC0 Address 19 Notes: No notes
PA_05	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTA Position 5   EMAC0 Receive Data 1   SMC0 Address 18 Notes: No notes
PA_06	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTA Position 6   EMAC0 RXCLK (GigE) or REFCLK (10/100)   SMC0 Address 17 Notes: No notes
PA_07	InOut	A	PullDown	none	none	VDD_EXT	Desc: EMAC0 RXCTL (GigE) or CRS (10/100)   PORTA Position 7   EMAC0 Carrier Sense/RMII Receive Data Valid   SMC0 Address 16 Notes: No notes
PA_08	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTA Position 8   EMAC0 Receive Data 2   SMC0 Address 12 Notes: No notes
PA_09	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTA Position 9   EMAC0 Receive Data 3   SMC0 Address 11 Notes: No notes
PA_10	InOut	A	PullDown	none	none	VDD_EXT	Desc: EMAC0 TXCTL (GigE) or TXEN (10/100)   PORTA Position 10   EMAC0 Transmit Enable   SMC0 Address 22 Notes: No notes
PA_11	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTA Position 11   EMAC0 Transmit Clock   SMC0 Address 15 Notes: No notes
PA_12	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTA Position 12   EMAC0 Transmit Data 2   SMC0 Address 14 Notes: No notes
PA_13	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTA Position 13   EMAC0 Transmit Data 3   SMC0 Address 13 Notes: No notes

# Preliminary Technical Data **ADSP-SC582/583/584/587/589/ADSP-21583/584/587**

**Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)**

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
PA_14	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTA Position 14   EMAC0 PTP Pulse-Per-Second Output 3   SINC0 Data 0   SMC0 Address 10 Notes: No notes
PA_15	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTA Position 15   EMAC0 PTP Pulse-Per-Second Output 2   SINC0 Data 1   SMC0 Address 9 Notes: No notes
PB_00	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTB Position 0   EMAC0 PTP Pulse-Per-Second Output 1   EPPIO Data 14   SINC0 Data 2   SMC0 Address 8   TIMER0 Alternate Clock 3 Notes: No notes
PB_01	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTB Position 1   EMAC0 PTP Pulse-Per-Second Output 0   EPPIO Data 15   SINC0 Clock 0   SMC0 Address 7   TIMER0 Alternate Clock 4 Notes: No notes
PB_02	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTB Position 2   EMAC0 PTP Clock Input 0   EPPIO Data 16   SMC0 Address 4   UART1 Transmit Notes: No notes
PB_03	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTB Position 3   EMAC0 PTP Auxiliary Trigger Input 0   EPPIO Data 17   SMC0 Address 3   UART1 Receive   TIMER0 Alternate Capture Input 1 Notes: No notes
PB_04	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTB Position 4   EPPIO Data 12   MLB0 Single-Ended Clock   SINC0 Data 3   SMC0 Asynchronous Ready   EMAC0 PTP Auxiliary Trigger Input 1 Notes: No notes
PB_05	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTB Position 5   EPPIO Data 13   MLB0 Single-Ended Signal   SMC0 Address 1   EMAC0 PTP Auxiliary Trigger Input 2 Notes: No notes
PB_06	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTB Position 6   MLB0 Single-Ended Data   PWM0 Channel B High Side   SMC0 Address 2   EMAC0 PTP Auxiliary Trigger Input 3 Notes: No notes
PB_07	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTB Position 7   LP1 Data 0   PWM0 Channel A High Side   SMC0 Data 15   TIMER0 Timer 3 Notes: No notes

Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
PB_08	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTB Position 8   LP1 Data 1   PWM0 Channel A Low Side   SMC0 Data 14   TIMER0 Timer 4 Notes: No notes
PB_09	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTB Position 9   CAN1 Transmit   LP1 Data 2   SMC0 Data 13 Notes: No notes
PB_10	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTB Position 10   CAN1 Receive   LP1 Data 3   SMC0 Data 12   TIMER0 Timer 2   TIMER0 Alternate Capture Input 4 Notes: No notes
PB_11	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTB Position 11   LP1 Data 4   PWM0 Channel D High Side   SMC0 Data 11   CNT0 Count Zero Marker Notes: No notes
PB_12	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTB Position 12   LP1 Data 5   PWM0 Channel D Low Side   SMC0 Data 10   CNT0 Count Up and Direction Notes: No notes
PB_13	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTB Position 13   LP1 Data 6   PWM0 Channel C High Side   SMC0 Data 9 Notes: No notes
PB_14	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTB Position 14   LP1 Data 7   PWM0 Channel C Low Side   SMC0 Data 8   TIMER0 Timer 5   CNT0 Count Down and Gate Notes: No notes
PB_15	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTB Position 15   LP1 Acknowledge   PWM0 Shutdown Input 0   SMC0 Write Enable   TIMER0 Timer 1 Notes: No notes
PCIE0_CLKM	InOut	TBD	PullDown	none	none	VDD_PCIE	Desc: PCIE0 CLK - Notes: No notes
PCIE0_CLKP	InOut	TBD	PullDown	none	none	VDD_PCIE	Desc: PCIE0 CLK + Notes: No notes
PCIE0_REF	InOut	TBD	PullDown	none	none	VDD_PCIE	Desc: PCIE0 Reference Notes: No notes
PCIE0_RXM	InOut	TBD	PullDown	none	none	VDD_PCIE_RX	Desc: PCIE0 RX - Notes: No notes
PCIE0_RXP	InOut	TBD	PullDown	none	none	VDD_PCIE_RX	Desc: PCIE0 RX + Notes: No notes
PCIE0_TXM	InOut	TBD	PullDown	none	none	VDD_PCIE_TX	Desc: PCIE0 TX - Notes: No notes

# Preliminary Technical Data **ADSP-SC582/583/584/587/589/ADSP-21583/584/587**

**Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)**

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
PCIE0_TXP	InOut	TBD	PullDown	none	none	VDD_PCIE_TX	Desc: PCIE0 TX + Notes: No notes
PC_00	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTC Position 0   LP1 Clock   PWM0 Channel B Low Side   SMC0 Read Enable   SPI0 Slave Select Output 4 Notes: No notes
PC_01	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTC Position 1   SPI2 Clock Notes: No notes
PC_02	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTC Position 2   SPI2 Master In, Slave Out Notes: No notes
PC_03	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTC Position 3   SPI2 Master Out, Slave In Notes: No notes
PC_04	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTC Position 4   SPI2 Data 2 Notes: No notes
PC_05	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTC Position 5   SPI2 Data 3 Notes: No notes
PC_06	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTC Position 6   SPI2 Slave Select Output 1   SPI2 Slave Select Input Notes: No notes
PC_07	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTC Position 7   CAN0 Receive   SMC0 Memory Select 2   SPI0 Slave Select Output 1   TIMER0 Alternate Capture Input 3 Notes: No notes
PC_08	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTC Position 8   CAN0 Transmit   SMC0 Memory Select 3 Notes: No notes
PC_09	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTC Position 9   SPI0 Clock Notes: No notes
PC_10	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTC Position 10   SPI0 Master In, Slave Out Notes: No notes
PC_11	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTC Position 11   SPI0 Master Out, Slave In   TIMER0 Clock Notes: No notes
PC_12	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTC Position 12   ACM0 External Trigger n   SMC0 Address 25   SPI0 Ready   SPI0 Slave Select Output 3 Notes: No notes

Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
PC_13	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTC Position 13   ACM0 ADC Control Signals   SPI1 Slave Select Output 1   UART0 Transmit Notes: No notes
PC_14	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTC Position 14   ACM0 ADC Control Signals   UART0 Receive   TIMER0 Alternate Capture Input 0 Notes: No notes
PC_15	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTC Position 15   ACM0 ADC Control Signals   EPPI0 Frame Sync 3 (FIELD)   SMC0 Memory Select 0   UART0 Request to Send Notes: No notes
PD_00	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTD Position 0   ACM0 ADC Control Signals   EPPI0 Data 23   SMC0 Data 7   UART0 Clear to Send Notes: No notes
PD_01	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTD Position 1   ACM0 ADC Control Signals   SMC0 Output Enable   SPI0 Slave Select Output 2   SPI0 Slave Select Input Notes: No notes
PD_02	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTD Position 2   LP0 Data 0   PWM1 Shutdown Input 0   TRACE0 Trace Data 0 Notes: No notes
PD_03	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTD Position 3   LP0 Data 1   PWM1 Channel A High Side   TRACE0 Trace Data 1 Notes: No notes
PD_04	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTD Position 4   LP0 Data 2   PWM1 Channel A Low Side   TRACE0 Trace Data 2 Notes: No notes
PD_05	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTD Position 5   LP0 Data 3   PWM1 Channel B High Side   TRACE0 Trace Data 3 Notes: No notes
PD_06	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTD Position 6   LP0 Data 4   PWM1 Channel B Low Side   TRACE0 Trace Data 4 Notes: No notes
PD_07	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTD Position 7   LP0 Data 5   PWM1 Channel C High Side   TRACE0 Trace Data 5 Notes: No notes

# Preliminary Technical Data **ADSP-SC582/583/584/587/589/ADSP-21583/584/587**

**Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)**

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
PD_08	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTD Position 8   LP0 Data 6   PWM1 Channel C Low Side   TRACE0 Trace Data 6   TIMER0 Alternate Clock 1 Notes: No notes
PD_09	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTD Position 9   LP0 Data 7   PWM1 Channel D High Side   TRACE0 Trace Data 7   TIMER0 Alternate Clock 2 Notes: No notes
PD_10	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTD Position 10   LP0 Clock   PWM1 Channel D Low Side   TRACE0 Trace Clock Notes: No notes
PD_11	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTD Position 11   LP0 Acknowledge   PWM1 PWMTCR Grouped Notes: No notes
PD_12	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTD Position 12   EPPI0 Data 19   SMC0 Address 6   UART2 Transmit Notes: No notes
PD_13	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTD Position 13   EPPI0 Data 18   SMC0 Address 5   UART2 Receive   TIMER0 Alternate Capture Input 2 Notes: No notes
PD_14	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTD Position 14   EPPI0 Data 11   MLB0 Single-Ended Clock Out   PWM2 Shutdown Input 0   SMC0 Data 6 Notes: No notes
PD_15	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTD Position 15   EPPI0 Data 10   PWM2 Channel C High Side   SMC0 Data 5 Notes: No notes
PE_00	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTE Position 0   EPPI0 Data 9   PWM2 Channel C Low Side   SMC0 Data 4 Notes: No notes
PE_01	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTE Position 1   EPPI0 Frame Sync 2 (VSYNC)   SPI0 Slave Select Output 5   SHARC Core 1 Flag Pin   UART1 Clear to Send Notes: No notes

Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
PE_02	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTE Position 2   EPPI0 Frame Sync 1 (HSYNC)   SPI0 Slave Select Output 6   SHARC Core 2 Flag Pin   UART1 Request to Send Notes: No notes
PE_03	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTE Position 3   EPPI0 Clock   SPI0 Slave Select Output 7   SPI2 Slave Select Output 2   SHARC Core 1 Flag Pin Notes: No notes
PE_04	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTE Position 4   EPPI0 Data 8   PWM2 Channel D High Side   SPI2 Slave Select Output 3   SHARC Core 2 Flag Pin Notes: No notes
PE_05	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTE Position 5   EPPI0 Data 7   PWM2 PWMTMR Grouped   SPI2 Slave Select Output 4   SHARC Core 1 Flag Pin Notes: No notes
PE_06	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTE Position 6   EPPI0 Data 6   SPI2 Slave Select Output 5   SHARC Core 2 Flag Pin Notes: No notes
PE_07	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTE Position 7   EPPI0 Data 5   SPI1 Slave Select Output 2   SHARC Core 1 Flag Pin Notes: No notes
PE_08	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTE Position 8   EPPI0 Data 4   SPI1 Ready   SPI1 Slave Select Output 5   SHARC Core 2 Flag Pin Notes: No notes
PE_09	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTE Position 9   EPPI0 Data 3   PWM0 PWMTMR Grouped   SMC0 Data 3   TIMER0 Timer 0 Notes: No notes
PE_10	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTE Position 10   EPPI0 Data 2   PWM2 Channel D Low Side   SMC0 Data 2   UART2 Request to Send Notes: No notes
PE_11	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTE Position 11   EPPI0 Data 1   SMC0 Data 1   SPI1 Slave Select Output 3   UART2 Clear to Send   SPI1 Slave Select Input Notes: No notes

# Preliminary Technical Data **ADSP-SC582/583/584/587/589/ADSP-21583/584/587**

**Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)**

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
PE_12	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTE Position 12   EPPI0 Data 0   SMC0 Data 0   SPI1 Slave Select Output 4   SPI2 Ready Notes: No notes
PE_13	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTE Position 13   EPPI0 Data 20   SMC0 Memory Select 1   SPI1 Clock Notes: No notes
PE_14	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTE Position 14   EPPI0 Data 21   SMC0 Byte Enable 0   SPI1 Master In, Slave Out Notes: No notes
PE_15	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTE Position 15   EPPI0 Data 22   SMC0 Byte Enable 1   SPI1 Master Out, Slave In Notes: No notes
PF_00	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTF Position 0   SPI1 Slave Select Output 6   TIMERO Timer 6 Notes: No notes
PF_01	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTF Position 1   SPI1 Slave Select Output 7   TIMERO Timer 7 Notes: No notes
PF_02	InOut	A	PullDown/Programmable PullUp	none	none	VDD_EXT	Desc: PORTF Position 2   HADC0 End of Conversion / Serial Data Out   MSIO Data 0 Notes: No notes
PF_03	InOut	A	PullDown/Programmable PullUp	none	none	VDD_EXT	Desc: PORTF Position 3   HADC0 Controls to external multiplexer   MSIO Data 1 Notes: No notes
PF_04	InOut	A	PullDown/Programmable PullUp	none	none	VDD_EXT	Desc: PORTF Position 4   HADC0 Controls to external multiplexer   MSIO Data 2 Notes: No notes
PF_05	InOut	A	PullDown/Programmable PullUp	none	none	VDD_EXT	Desc: PORTF Position 5   HADC0 Controls to external multiplexer   MSIO Data 3 Notes: No notes
PF_06	InOut	A	PullDown/Programmable PullUp	none	none	VDD_EXT	Desc: PORTF Position 6   MSIO Data 4   PWM2 Channel A Low Side Notes: No notes
PF_07	InOut	A	PullDown/Programmable PullUp	none	none	VDD_EXT	Desc: PORTF Position 7   MSIO Data 5   PWM2 Channel A High Side Notes: No notes

Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
PF_08	InOut	A	PullDown/Programmable PullUp	none	none	VDD_EXT	Desc: PORTF Position 8   MSIO Data 6   PWM2 Channel B Low Side Notes: No notes
PF_09	InOut	A	PullDown/Programmable PullUp	none	none	VDD_EXT	Desc: PORTF Position 9   MSIO Data 7   PWM2 Channel B High Side Notes: No notes
PF_10	InOut	A	PullDown/Programmable PullUp	none	none	VDD_EXT	Desc: PORTF Position 10   MSIO Command Notes: No notes
PF_11	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTF Position 11   MSIO Clock Notes: No notes
PF_12	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTF Position 12   MSIO Card Detect Notes: No notes
PF_13	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTF Position 13   EMAC1 Carrier Sense/RMII Receive Data Valid   MSIO eSDIO Interrupt Input   TRACE0 Trace Data   TRACE0 Trace Data 8 Notes: No notes
PF_14	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTF Position 14   EMAC1 Management Channel Clock   TRACE0 Trace Data   TRACE0 Trace Data 9 Notes: No notes
PF_15	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTF Position 15   EMAC1 Management Channel Serial Data   TRACE0 Trace Data   TRACE0 Trace Data 10 Notes: No notes
PG_00	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTG Position 0   EMAC1 Reference Clock   TRACE0 Trace Clock Notes: No notes
PG_01	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTG Position 1   EMAC1 Transmit Enable   TRACE0 Trace Data   TRACE0 Trace Data 11 Notes: No notes
PG_02	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTG Position 2   EMAC1 Transmit Data 0   TRACE0 Trace Data   TRACE0 Trace Data 12 Notes: No notes
PG_03	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTG Position 3   EMAC1 Transmit Data 1   TRACE0 Trace Data   TRACE0 Trace Data 13 Notes: No notes

# Preliminary Technical Data **ADSP-SC582/583/584/587/589/ADSP-21583/584/587**

**Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)**

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
PG_04	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTG Position 4   EMAC1 Receive Data 0   TRACE0 Trace Data   TRACE0 Trace Data 14 Notes: No notes
PG_05	InOut	A	PullDown	none	none	VDD_EXT	Desc: PORTG Position 5   EMAC1 Receive Data 1   TRACE0 Trace Data   TRACE0 Trace Data 15 Notes: No notes
RTC0_CLKIN	a	NA	none	none	none	VDD_RTC	Desc: RTC0 Crystal input / external oscillator connection Notes: Connect to GND if not used
RTC0_XTAL	a	NA	none	none	none	VDD_RTC	Desc: RTC0 Crystal output Notes: No notes
SYS_BMODE0	Input	NA	PullDown	none	none	VDD_EXT	Desc: Boot Mode Control n Notes: No notes
SYS_BMODE1	Input	NA	PullDown	none	none	VDD_EXT	Desc: Boot Mode Control n Notes: No notes
SYS_BMODE2	Input	NA	PullDown	none	none	VDD_EXT	Desc: Boot Mode Control n Notes: No notes
SYS_CLKIN0	a	NA	none	none	none	VDD_EXT	Desc: Clock/Crystal Input Notes: No notes
SYS_CLKIN1	a	NA	none	none	none	VDD_EXT	Desc: Clock/Crystal Input Notes: Connect to GND if not used
SYS_CLKOUT	a	A	none	none	none		Desc: Processor Clock Output Notes: No notes
SYS_FAULT	InOut	A	none	none	none		Desc: Active-High Fault Output Notes: External pull-down required to keep signal in de-asserted state
$\overline{\text{SYS\_FAULT}}$	InOut	A	none	none	none		Desc: Active-Low Fault Output Notes: External pull-up required to keep signal in de-asserted state
$\overline{\text{SYS\_HWRST}}$	Input	NA	none	none	none	VDD_EXT	Desc: Processor Hardware Reset Control Notes: No notes
$\overline{\text{SYS\_RESOUT}}$	Output	A	none	none	L	VDD_EXT	Desc: Reset Output Notes: No notes
SYS_XTAL0	a	NA	none	none	none	VDD_EXT	Desc: Crystal Output Notes: No notes
SYS_XTAL1	a	NA	none	none	none	VDD_EXT	Desc: Crystal Output Notes: No notes
TWI0_SCL	InOut	D	none	none	none	VDD_EXT	Desc: TWI0 Serial Clock Notes: Add external pull-up if used. Can be pulled low when not used.

Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
TWI0_SDA	InOut	D	none	none	none	VDD_EXT	Desc: TWI0 Serial Data Notes: Add external pull-up if used. Can be pulled low when not used.
TWI1_SCL	InOut	D	none	none	none	VDD_EXT	Desc: TWI1 Serial Clock Notes: Add external pull-up if used. Can be pulled low when not used.
TWI1_SDA	InOut	D	none	none	none	VDD_EXT	Desc: TWI1 Serial Data Notes: Add external pull-up if used. Can be pulled low when not used.
TWI2_SCL	InOut	D	none	none	none	VDD_EXT	Desc: TWI2 Serial Clock Notes: Add external pull-up if used. Can be pulled low when not used.
TWI2_SDA	InOut	D	none	none	none	VDD_EXT	Desc: TWI2 Serial Data Notes: Add external pull-up if used. Can be pulled low when not used.
USB0_DM	InOut	F	none	none	none	VDD_USB	Desc: USB0 Data - Notes: Add external pull-down if not used
USB0_DP	InOut	F	none	none	none	VDD_USB	Desc: USB0 Data + Notes: Add external pull-down if not used
USB0_ID	InOut		none	none	none	VDD_USB	Desc: USB0 OTG ID Notes: Connect to GND when USB is not used
USB0_VBC	InOut	E	none	none	none	VDD_USB	Desc: USB0 VBUS Control Notes: Add external pull-down if not used
USB0_VBUS	InOut	G	none	none	none	VDD_USB	Desc: USB0 Bus Voltage Notes: Connect to GND if not used
USB1_DM	InOut	F	none	none	none	VDD_USB	Desc: USB1 Data - Notes: Add external pull-down if not used
USB1_DP	InOut	F	none	none	none	VDD_USB	Desc: USB1 Data + Notes: Add external pull-down if not used
USB1_VBUS	InOut	G	none	none	none	VDD_USB	Desc: USB1 Bus Voltage Notes: Connect to GND if not used
USB_CLKIN	a		none	none	none		Desc: USB0/USB1 Clock/Crystal Input Notes: Services both USB0 and USB1. Connect to GND if not used.

# Preliminary Technical Data **ADSP-SC582/583/584/587/589/ADSP-21583/584/587**

**Table 27. ADSP-SC58x/ADSP-2158x Designer Quick Reference (Continued)**

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Power Domain	Description and Notes
USB_XTAL	a		none	none	none		Desc: USB0/USB1 Crystal Notes: Services both USB0 and USB1
VDD_DMC	s	NA	none	none	none		Desc: DMC VDD Notes: No notes
VDD_EXT	s	NA	none	none	none		Desc: External Voltage Domain Notes: No notes
VDD_HADC	s	NA	none	none	none		Desc: HADC VDD Notes: No notes
VDD_INT	s	NA	none	none	none		Desc: Internal Voltage Domain Notes: No notes
VDD_PCIE	s	NA	none	none	none		Desc: PCIE Supply Voltage Notes: Connect to GND if not used
VDD_PCIE_RX	s	NA	none	none	none		Desc: PCIE RX Supply Voltage Notes: Connect to GND if not used
VDD_PCIE_TX	s	NA	none	none	none		Desc: PCIE TX Supply Voltage Notes: Connect to GND if not used
VDD_RTC	s	NA	none	none	none		Desc: RTC VDD Notes: No notes
VDD_USB	s	NA	none	none	none		Desc: USB VDD Notes: Connect to VDD_EXT when USB is not used

## SPECIFICATIONS

For information about product specifications please contact your Analog Devices, Inc. representative.

### OPERATING CONDITIONS

Parameter <sup>1</sup>	Conditions	Min	Nominal	Max	Unit		
V <sub>DD_INT</sub>	Internal (Core) Supply Voltage	CCLK ≤ 450 MHz		1.05	1.1	1.15	V
V <sub>DD_EXT</sub>	External (I/O) Supply Voltage	3.13	3.3	3.47		V	
V <sub>DD_HADC</sub>	Analog Power Supply Voltage	3.13	3.3	3.47		V	
V <sub>DD_DMC</sub> <sup>2</sup>	DDR2/LPDDR Controller Supply Voltage	1.7	1.8	1.9		V	
	DDR3 Controller Supply Voltage	1.425	1.5	1.575		V	
V <sub>DD_USB</sub> <sup>3</sup>	USB Supply Voltage	3.13	3.3	3.47		V	
V <sub>DD_RTC</sub>	RTC Voltage	3.13	3.3	3.47		V	
V <sub>DD_PCIE_TX</sub>	PCIe Core Transmit Voltage	1.05	1.1	1.15		V	
V <sub>DD_PCIE_RX</sub>	PCIe Core Receive Voltage	1.05	1.1	1.15		V	
V <sub>DD_PCIE</sub>	PCIe Voltage	3.13	3.3	3.47		V	
V <sub>DDR_VREF</sub>	DDR2 Reference Voltage	0.49 × V <sub>DD_DMC</sub>	0.50 × V <sub>DD_DMC</sub>	0.51 × V <sub>DD_DMC</sub>		V	
V <sub>HADC_REF</sub> <sup>4</sup>	HADC Reference Voltage	2.5	3.30	V <sub>DD_HADC</sub>		V	
V <sub>IH</sub> <sup>5</sup>	High Level Input Voltage	V <sub>DD_EXT</sub> = Maximum		2.0		V	
V <sub>IL</sub> <sup>5</sup>	Low Level Input Voltage	V <sub>DD_EXT</sub> = Minimum			0.8	V	
V <sub>IL_DDR2/3</sub> <sup>6</sup>	Low Level Input Voltage	V <sub>DD_DMC</sub> = Minimum			V <sub>REF</sub> - 0.25	V	
V <sub>IH_DDR2/3</sub> <sup>6</sup>	High Level Input Voltage	V <sub>DD_DMC</sub> = Maximum		V <sub>REF</sub> + 0.25		V	
V <sub>IL_LPDDR</sub> <sup>7</sup>	Low Level Input Voltage	V <sub>DD_DMC</sub> = Minimum			0.2 × V <sub>DD_DMC</sub>	V	
V <sub>IH_LPDDR</sub> <sup>7</sup>	High Level Input Voltage	V <sub>DD_DMC</sub> = Maximum		0.8 × V <sub>DD_DMC</sub>		V	
T <sub>J</sub>	Junction Temperature 349-Lead CSP_BGA	T <sub>AMBIENT</sub> 0°C to +70°C		0	100	°C	
T <sub>J</sub>	Junction Temperature 349-Lead CSP_BGA	T <sub>AMBIENT</sub> -40°C to +95°C		-40	125	°C	
T <sub>J</sub>	Junction Temperature 529-Lead CSP_BGA	T <sub>AMBIENT</sub> 0°C to +70°C		0	110	°C	
T <sub>J</sub>	Junction Temperature 529-Lead CSP_BGA	T <sub>AMBIENT</sub> -40°C to +85°C		-40	125	°C	
<b>AUTOMOTIVE USE ONLY</b>							
T <sub>J</sub> <sup>8</sup>	Junction Temperature 349-Lead CSP_BGA (Automotive Grade)	T <sub>AMBIENT</sub> -40°C to +105°C		-40	133	°C	

<sup>1</sup> Specifications subject to change without notice.

<sup>2</sup> Applies to DDR2/DDR3/LPDDR signals.

<sup>3</sup> If not used, V<sub>DD\_USB</sub> should be connected to 3.3V.

<sup>4</sup> V<sub>HADC\_VREF</sub> should always be less than V<sub>DD\_HADC</sub>.

<sup>5</sup> Parameter value applies to all input and bidirectional pins except all the TWI, DMC, USB, PCIe, and MLB pins.

<sup>6</sup> This parameter applies to all DMC0/1 signals in DDR2/DDR3 mode. V<sub>REF</sub> is the voltage applied to pin V<sub>REF\_DMC</sub>, nominally V<sub>DD\_DMC</sub>/2.

<sup>7</sup> This parameter applies to DMC0/1 signals in LPDDR mode.

<sup>8</sup> Automotive temperature grade product only. Contact Analog Devices for more information.

**Table 28. TWI\_VSEL Selections and V<sub>DD\_EXT</sub>/V<sub>BUSTWI</sub>**

	V <sub>DD_EXT</sub> Nominal	V <sub>BUSTWI</sub> Min	V <sub>BUSTWI</sub> Nominal	V <sub>BUSTWI</sub> Max	Unit
TWI000 <sup>1</sup>	3.30	3.13	3.30	3.47	V
TWI100	3.30	4.75	5.00	5.25	V

<sup>1</sup> Designs must comply with the V<sub>DD\_EXT</sub> and V<sub>BUSTWI</sub> voltages specified for the default TWI\_DT setting for correct JTAG boundary scan operation during reset.

**Clock Related Operating Conditions**

Table 29 describes the core clock, system clock, and peripheral clock timing requirements. The data presented in the tables applies to all speed grades except where expressly noted.

**Table 29. Clock Operating Conditions**

Parameter	Restriction	Min	Typ	Max	Unit
f <sub>CCLK</sub> Core Clock Frequency	f <sub>CCLK</sub> ≥ f <sub>SYSCLK</sub>			450	MHz
f <sub>SYSCLK</sub> SYSCLK Frequency				225	MHz
f <sub>SCLK0</sub> SCLK0 Frequency <sup>1</sup>	f <sub>SYSCLK</sub> ≥ f <sub>SCLK0</sub>	30		112.5	MHz
f <sub>SCLK1</sub> SCLK1 Frequency	f <sub>SYSCLK</sub> ≥ f <sub>SCLK1</sub>			112.5	MHz
f <sub>DCLK</sub> LPDDR Clock Frequency				200	MHz
f <sub>DCLK</sub> DDR2 Clock Frequency				400	MHz
f <sub>DCLK</sub> DDR3 Clock Frequency				450	MHz
f <sub>OCLK</sub> Output Clock Frequency				TBD	MHz
f <sub>SYS_CLKOUTJ</sub> SYS_CLKOUT Period Jitter <sup>2, 3</sup>			±1		%
f <sub>PCLKPROG</sub> Programmed PPI Clock When Transmitting Data and Frame Sync				75	MHz
f <sub>PCLKPROG</sub> Programmed PPI Clock When Receiving Data or Frame Sync				45	MHz
f <sub>PCLKEXT</sub> External PPI Clock When Receiving Data and Frame Sync <sup>4, 5</sup>	f <sub>PCLKEXT</sub> ≤ f <sub>SCLK1</sub>			75	MHz
f <sub>PCLKEXT</sub> External PPI Clock Transmitting Data or Frame Sync <sup>4, 5</sup>	f <sub>PCLKEXT</sub> ≤ f <sub>SCLK1</sub>			45	MHz
f <sub>LCLKTPROG</sub> Programmed Link Port Transmit Clock				150	MHz
f <sub>LCLKREXT</sub> External Link Port Receive Clock <sup>4, 5</sup>	f <sub>LCLKEXT</sub> ≤ f <sub>CLKO8</sub>			150	MHz
f <sub>SPTCLKPROG</sub> Programmed SPT Clock When Transmitting Data and Frame Sync				56.25	MHz
f <sub>SPTCLKPROG</sub> Programmed SPT Clock When Receiving Data or Frame Sync				28.125	MHz
f <sub>SPTCLKEXT</sub> External SPT Clock When Receiving Data and Frame Sync <sup>4, 5</sup>	f <sub>SPTCLKEXT</sub> ≤ f <sub>SCLK0</sub>			56.25	MHz
f <sub>SPTCLKEXT</sub> External SPT Clock Transmitting Data or Frame Sync <sup>4, 5</sup>	f <sub>SPTCLKEXT</sub> ≤ f <sub>SCLK0</sub>			28.125	MHz
f <sub>SPICLKPROG</sub> Programmed SPI Clock When Transmitting Data				75	MHz
f <sub>SPICLKPROG</sub> Programmed SPI Clock When Receiving Data				75	MHz
f <sub>SPICLKEXT</sub> External SPI Clock When Receiving Data <sup>4, 5</sup>	f <sub>SPICLKEXT</sub> ≤ f <sub>SCLK1</sub>			75	MHz
f <sub>SPICLKEXT</sub> External SPI Clock When Transmitting Data <sup>4, 5</sup>	f <sub>SPICLKEXT</sub> ≤ f <sub>SCLK1</sub>			45	MHz
f <sub>ACLKPROG</sub> Programmed ACM Clock				56.25	MHz

<sup>1</sup>The minimum frequency for SCLK0 applies only when the USB is used.

<sup>2</sup>SYS\_CLKOUT jitter is dependent on the application system design including pin switching activity, board layout, and the jitter characteristics of the SYS\_CLKIN source. Due to the dependency on these factors the measured jitter may be higher or lower than this typical specification for each end application.

<sup>3</sup>The value in the Typ field is the percentage of the SYS\_CLKOUT period.

<sup>4</sup>The maximum achievable frequency for any peripheral in external clock mode is dependent on being able to meet the setup and hold times in the AC timing specifications section for that peripheral. Pay particular attention to setup and hold times for VDD\_EXT = 1.8 V which may preclude the maximum frequency listed here.

<sup>5</sup>The peripheral external clock frequency must also be less than or equal to the f<sub>SCLK</sub> (f<sub>SCLK0</sub> or f<sub>SCLK1</sub>) that clocks the peripheral.

Table 30. Phase-Locked Loop Operating Conditions

Parameter		Min	Max	Unit
$f_{PLLCLK}$	PLL Clock Frequency	250	900	MHz




Figure 8. Clock Relationships and Divider Values

**ELECTRICAL CHARACTERISTICS**

Parameter <sup>1</sup>	Description	Conditions	450 MHz			Unit
			Min	Typ	Max	
V <sub>OH</sub> <sup>2</sup>	High Level Output Voltage	@ V <sub>DD_EXT</sub> = Min, I <sub>OH</sub> = -1.0 mA <sup>3</sup>	2.4			V
V <sub>OL</sub> <sup>2</sup>	Low Level Output Voltage	@ V <sub>DD_EXT</sub> = Min, I <sub>OL</sub> = 1.0 mA <sup>3</sup>			0.4	V
V <sub>OH_DDR2</sub> <sup>4</sup>	High Level Output Voltage for DDR2 DS = 40 ohm	@ V <sub>DD_DDR</sub> = Min, I <sub>OH</sub> = -7.0 mA	1.38			V
V <sub>OL_DDR2</sub> <sup>4</sup>	Low Level Output Voltage for DDR2 DS = 40 ohm	@ V <sub>DD_DDR</sub> = Min, I <sub>OL</sub> = 7.0 mA			0.32	V
V <sub>OH_DDR2</sub> <sup>4</sup>	High Level Output Voltage for DDR2 DS = 60 ohm	@ V <sub>DD_DDR</sub> = Min, I <sub>OH</sub> = -5.0 mA	1.38			V
V <sub>OL_DDR2</sub> <sup>4</sup>	Low Level Output Voltage for DDR2 DS = 60 ohm	@ V <sub>DD_DDR</sub> = Min, I <sub>OL</sub> = 5.0 mA			0.32	V
V <sub>OH_DDR3</sub> <sup>5</sup>	High Level Output Voltage for DDR3 DS = 40 ohm	@ V <sub>DD_DDR</sub> = Min, I <sub>OH</sub> = -7.0 mA	1.105			V
V <sub>OL_DDR3</sub> <sup>5</sup>	Low Level Output Voltage for DDR3 DS = 60 ohm	@ V <sub>DD_DDR</sub> = Min, I <sub>OL</sub> = 5.0 mA			0.32	V
V <sub>OH_DDR3</sub> <sup>5</sup>	High Level Output Voltage for DDR3 DS = 60 ohm	@ V <sub>DD_DDR</sub> = Min, I <sub>OH</sub> = -5.0 mA	1.105			V
V <sub>OL_DDR3</sub> <sup>5</sup>	Low Level Output Voltage for DDR3 DS = 60 ohm	@ V <sub>DD_DDR</sub> = Min, I <sub>OL</sub> = 5.0 mA			0.32	V
V <sub>OH_LPDDR</sub> <sup>6</sup>	High Level Output Voltage for LPDDR	@ V <sub>DD_DDR</sub> = Min, I <sub>OH</sub> = -9.0 mA	1.38			V
V <sub>OL_LPDDR</sub> <sup>6</sup>	Low Level Output Voltage for LPDDR	@ V <sub>DD_DDR</sub> = Min, I <sub>OL</sub> = 9.0 mA			0.32	V
I <sub>IH</sub> <sup>7,8</sup>	High Level Input Current	@ V <sub>DD_EXT</sub> = Max, V <sub>IN</sub> = V <sub>DD_EXT</sub> Max			10	μA
I <sub>IL</sub> <sup>7</sup>	Low Level Input Current	@ V <sub>DD_EXT</sub> = Max, V <sub>IN</sub> = 0 V			10	μA
I <sub>IL_PU</sub> <sup>8</sup>	Low Level Input Current Pull-up	@ V <sub>DD_EXT</sub> = Max, V <sub>IN</sub> = 0 V			200	μA
I <sub>IH_PD</sub> <sup>9</sup>	High Level Input Current Pull-down	@ V <sub>DD_EXT</sub> = Max, V <sub>IN</sub> = 0 V			200	μA
I <sub>OZH</sub> <sup>10</sup>	Three-State Leakage Current	@ V <sub>DD_EXT</sub> /V <sub>DD_DDR</sub> = Max, V <sub>IN</sub> = V <sub>DD_EXT</sub> /V <sub>DD_DDR</sub> Max			10	μA
I <sub>OZL</sub> <sup>10</sup>	Three-State Leakage Current	@ V <sub>DD_EXT</sub> /V <sub>DD_DDR</sub> = Max, V <sub>IN</sub> = 0 V			10	μA
I <sub>DD_INT</sub> <sup>11</sup>	Supply Current (Internal)	f <sub>CCLK</sub> > 0 MHz			TBD	mA
C <sub>IN</sub> <sup>12</sup>	Input Capacitance	T <sub>CASE</sub> = 25°C			5	pF
I <sub>DD_IDLE</sub>	V <sub>DD_INT</sub> Current in Idle	f <sub>CCLK</sub> = 450 MHz ASF <sub>SHARC1</sub> = 0.27 ASF <sub>SHARC2</sub> = 0.27 ASF <sub>A5</sub> = 0.07 f <sub>SYSCLK</sub> = 225 MHz f <sub>SCLK0/1</sub> = 112.5 MHz (Other clocks are disabled) No Peripheral or DMA activity T <sub>J</sub> = 25°C V <sub>DD_INT</sub> = 1.1 V		435		mA

# ADSP-SC582/583/584/587/589/ADSP-21583/584/587 Preliminary Technical Data

Parameter <sup>1</sup>	Description	Conditions	450 MHz			Unit
			Min	Typ	Max	
I <sub>DD_TYP</sub>	V <sub>DD_INT</sub> Current	f <sub>CCLK</sub> = 450 MHz ASF <sub>SHARC1</sub> = 1.0 ASF <sub>SHARC2</sub> = 1.0 ASF <sub>A5</sub> = 0.64 f <sub>SYSCLK</sub> = 225 MHz f <sub>SCLK0/1</sub> = 112.5 MHz (Other clocks are disabled) FFT accelerator operating at f <sub>SYSCLK</sub> /4 DMA data rate = 500 MB/s T <sub>J</sub> = 25°C V <sub>DD_INT</sub> = 1.1 V		1100		mA
I <sub>DD_INT</sub>	V <sub>DD_INT</sub> Current	f <sub>CCLK</sub> > 0 MHz f <sub>SCLK0/1</sub> ≥ 0 MHz			See I <sub>DDINT_TOT</sub> equation	mA

<sup>1</sup> Specifications subject to change without notice.

<sup>2</sup> Applies to all output and bidirectional pins except TWI, DMC, USB, PCIe, and MLB.

<sup>3</sup> See Output Drive Currents for typical drive current capabilities.

<sup>4</sup> Applies to all DMC output and bidirectional signals in DDR2 mode.

<sup>5</sup> Applies to all DMC output and bidirectional signals in DDR3 mode.

<sup>6</sup> Applies to all DMC output and bidirectional signals in LPDDR mode.

<sup>7</sup> Applies to input pins: SYS\_BMODE0-2, SYS\_CLKIN0, SYS\_CLKIN1, SYS\_HWRST, JTG\_TDI, JTG\_TMS, and USB0\_CLKIN.

<sup>8</sup> Applies to input pins with internal pull-ups: JTG\_TDI, JTG\_TMS, and JTG\_TCK.

<sup>9</sup> Applies to signals: JTAG\_TRST, USB0\_VBUS, USB1\_VBUS.

<sup>10</sup> Applies to signals: PA0-15, PB0-15, PC0-15, PD0-15, PE0-15, PF0-15, PG0-5, DAI0\_PINx, DAI1\_PINx, DMC0\_DQx, DMC0\_LDQs, DMC0\_UDQs, DMC0\_LDQs, DMC0\_UDQs, SYS\_FAULT, SYS\_FAULT, JTG\_TDO, USB0\_ID, USBx\_DM, USBx\_DP, and USBx\_VBC.

<sup>11</sup> See Engineer-to-Engineer Note EE-TBD "Estimating Power Dissipation for ADSP-215xx SHARC Processors" for further information.

<sup>12</sup> Applies to all signal pins.

**Total Internal Power Dissipation**

Total power dissipation has two components:

1. Static, including leakage current
2. Dynamic, due to transistor switching characteristics for each clock domain

Many operating conditions can also affect power dissipation, including temperature, voltage, operating frequency, and processor activity. The following equation describes the internal current consumption.

$$I_{DDINT\_TOT} = I_{DDINT\_STATIC} + I_{DDINT\_CCLK\_SHARC1\_DYN} + I_{DDINT\_CCLK\_SHARC2\_DYN} + I_{DDINT\_CCLK\_A5\_DYN} + I_{DDINT\_DCLK\_DYN} + I_{DDINT\_SYSCLK\_DYN} + I_{DDINT\_SCLK0\_DYN} + I_{DDINT\_SCLK1\_DYN} + I_{DDINT\_OCLK\_DYN} + I_{DDINT\_ACCL\_DYN} + I_{DDINT\_USB\_DYN} + I_{DDINT\_MLB\_DYN} + I_{DDINT\_GIGE\_DYN} + I_{DDINT\_DMA\_DR\_DYN}$$

$I_{DDINT\_STATIC}$  is the only item present that is part of the static power dissipation component.  $I_{DDINT\_STATIC}$  is specified as a function of voltage ( $V_{DD\_INT}$ ) and temperature (see Table 31).

There are 13 different items that contribute to the dynamic power dissipation. These components fall into four broad categories: application-dependent currents, clock currents, currents from high-speed peripheral operation, and data transmission currents.

**Table 31. Static Current— $I_{DDINT\_STATIC}$  (mA)**

$T_J$ (°C)	Voltage ( $V_{DD\_INT}$ )				
	1.00	1.05	1.10	1.15	1.20
-40	3	4	5	6	8
-20	7	8	10	12	14
0	14	16	19	23	27
25	30	35	41	48	56
40	48	55	64	74	86
55	73	84	97	112	128
70	111	127	145	166	189
85	166	188	213	242	275
100	239	269	304	343	388
105	268	302	340	384	433
115	337	378	425	478	538
125	426	477	534	599	672
133	502	560	625	700	784

**Application-Dependent Current**

The application-dependent currents include the dynamic current in the core clock domain of the two SHARC+ cores and the ARM Cortex-A5 core and accelerator currents.

Core clock (CCLK) use is subject to an activity scaling factor (ASF) that represents application code running on the processor cores (Table 32 and Table 33). The ASF is combined with the CCLK frequency and  $V_{DD\_INT}$  dependent data in Table 34 to calculate this portion.

$$I_{DDINT\_CCLK\_SHARC1\_DYN} = \text{Table 34} \times ASF_{SHARC1}$$

$$I_{DDINT\_CCLK\_SHARC2\_DYN} = \text{Table 34} \times ASF_{SHARC2}$$

$$I_{DDINT\_CCLK\_A5\_DYN} = \text{Table 35} \times ASF_{A5}$$

**Table 32. Activity Scaling Factors for SHARC+ Core1 and Core2 ( $ASF_{SHARC1}$  and  $ASF_{SHARC2}$ )**

$I_{DDINT}$ Power Vector	ASF
$I_{DD-IDLE}$	0.27
$I_{DD-NOP}$	0.51
$I_{DD-TYP\_3070}$	0.72
$I_{DD-TYP\_5050}$	0.86
$I_{DD-TYP\_7030}$	1.00
$I_{DD-PEAK\_100}$	1.13

**Table 33. Activity Scaling Factors for ARM Cortex-A5 Core ( $ASF_{A5}$ )**

$I_{DDINT}$ Power Vector	ASF
$I_{DD-IDLE}$	0.07
$I_{DD-DHRYSTONE}$	0.64
$I_{DD-PEAK}$	1.26

**Table 34. CCLK Dynamic Current per SHARC+ Core (mA, with  $ASF = 1.00$ )**

$f_{CCLK}$ (MHz)	Voltage ( $V_{DD\_INT}$ )				
	1.000	1.050	1.100	1.150	1.200
450	288	302.4	316.8	331.2	345.6
400	256	268.8	281.6	294.4	307.2
350	224	235.2	246.4	257.6	268.8
300	192	201.6	211.2	220.8	230.4
250	160	168	176	184	192
200	128	134.4	140.8	147.2	153.6
150	96	100.8	105.6	110.4	115.2
100	64	67.2	70.4	73.6	76.8

**Table 35. CCLK Dynamic Current per ARM Cortex-A5 Core (mA, with ASF = 1.00)**

f <sub>CCLK</sub> (MHz)	Voltage (V <sub>DD_INT</sub> )				
	1.000	1.050	1.100	1.150	1.200
450	49.5	52.0	54.5	56.9	59.4
400	44.0	46.2	48.4	50.6	52.8
350	38.5	40.4	42.4	44.3	46.2
300	33.0	34.7	36.3	38.0	39.6
250	27.5	28.9	30.3	31.6	33.0
200	22.0	23.1	24.2	25.3	26.4
150	16.5	17.3	18.2	19.0	19.8
100	11.0	11.6	12.1	12.7	13.2

The following equation is used to compute the power dissipation when the FFT accelerator is used:

$$I_{DDINT\_ACCL\_DYN} \text{ (mA)} = ASF_{ACCL} \times f_{SYSCLK} \text{ (MHz)} \times V_{DD\_INT} \text{ (V)}$$

**Table 36. Activity Scaling Factors for FFT Accelerator (ASF<sub>A5</sub>)**

I <sub>DDINT</sub> Power Vector	ASF <sub>ACCL</sub>
Unused	0.0
I <sub>DD-TYPP</sub>	0.4

### Clock Current

The dynamic clock currents provide the total power dissipated by all transistors switching in the clock paths. The power dissipated by each clock domain is dependent on voltage (V<sub>DD\_INT</sub>), operating frequency and a unique scaling factor.

$$I_{DDINT\_SYSCLK\_DYN} \text{ (mA)} = 0.80 \times f_{SYSCLK} \text{ (MHz)} \times V_{DD\_INT} \text{ (V)}$$

$$I_{DDINT\_SCLK0\_DYN} \text{ (mA)} = 0.40 \times f_{SCLK0} \text{ (MHz)} \times V_{DD\_INT} \text{ (V)}$$

$$I_{DDINT\_SCLK1\_DYN} \text{ (mA)} = 0.04 \times f_{SCLK1} \text{ (MHz)} \times V_{DD\_INT} \text{ (V)}$$

$$I_{DDINT\_DCLK\_DYN} \text{ (mA)} = 0.14 \times f_{DCLK} \text{ (MHz)} \times V_{DD\_INT} \text{ (V)}$$

$$I_{DDINT\_OCLK\_DYN} \text{ (mA)} = 0.005 \times f_{OCLK} \text{ (MHz)} \times V_{DD\_INT} \text{ (V)}$$

### Current from High Speed Peripheral Operation

The following modules contribute significantly to power dissipation and a single term is added when they are used.

$$I_{DDINT\_USB\_DYN} = 20 \text{ mA (if USB enabled)}$$

$$I_{DDINT\_MLB\_DYN} = 10 \text{ mA (if MLB 6-pin interface is enabled)}$$

$$I_{DDINT\_GIGE\_DYN} = 10 \text{ mA (if Gigabit Ethernet MAC controller is enabled)}$$

### Data Transmission Current

The data transmission current represents the power dissipated when transmitting data. This current is proportional to the data rate. Refer to the power calculator of this product to estimate

$$I_{DDINT\_DMA\_DR\_DYN} \text{ based on the bandwidth of the data transfer.}$$

### ABSOLUTE MAXIMUM RATINGS

Stresses at or above those listed in [Table 37](#) may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

**Table 37. Absolute Maximum Ratings**

Parameter	Rating
Internal (Core) Supply Voltage (V <sub>DD_INT</sub> )	-0.33 V to +1.26 V
External (I/O) Supply Voltage (V <sub>DD_EXT</sub> )	-0.33 V to +3.60 V
DDR2/LPDDR Controller Supply Voltage (V <sub>DD_DMC</sub> )	-0.33 V to +1.90 V
DDR3 Controller Supply Voltage (V <sub>DD_DMC</sub> )	-0.33 V to +1.60 V
USB PHY Supply Voltage (V <sub>DD_USB</sub> )	-0.33 V to +3.60 V
Real Time Clock Supply Voltage (V <sub>DD_RTC</sub> )	-0.33 V to +3.60 V
PCIe Transmit Supply Voltage (V <sub>DD_PCIE_TX</sub> )	-0.33 V to +1.20 V
PCIe Receive Supply Voltage (V <sub>DD_PCIE_RX</sub> )	-0.33 V to +1.20 V
PCIe Supply Voltage (V <sub>DD_PCIE</sub> )	-0.33 V to +3.60 V
HADC Supply Voltage (V <sub>DD_HADC</sub> )	-0.33 V to +3.60 V
HADC Reference Voltage (V <sub>HADC_REF</sub> )	-0.33 V to +3.60 V
DDR2/LPDDR Input Voltage	-0.33 V to +1.90 V
DDR3 Input Voltage	-0.33 V to +1.60 V
Input Voltage	-0.33 V to +3.60 V
Output Voltage Swing	-0.33 V to V <sub>DD_EXT</sub> +0.5 V
Storage Temperature Range	-65°C to +150°C
Junction Temperature While Biased	133°C

**Table 38. Max Duty Cycle for Input Transient Voltage<sup>1, 2</sup>**

Maximum Duty Cycle (%) <sup>2</sup>	V <sub>IN</sub> Min (V) <sup>3</sup>	V <sub>IN</sub> Max (V) <sup>3</sup>
100	TBD	TBD
50	TBD	TBD
40	TBD	TBD
25	TBD	TBD
20	TBD	TBD
15	TBD	TBD
10	TBD	TBD

<sup>1</sup> Applies to all signal balls with the exception of SYS\_CLKIN0, SYS\_CLKIN1, SYS\_XTAL0, SYS\_XTAL1, and all the USB, TWI, PCI, and DMC0 signals.

<sup>2</sup> Applies only when V<sub>DD\_EXT</sub> is within specifications. When V<sub>DD\_EXT</sub> is outside specifications, the range is V<sub>DD\_EXT</sub> ± 0.2 V.

<sup>3</sup> The individual values cannot be combined for analysis of a single instance of overshoot or undershoot. The worst case observed value must fall within one of the specified voltages, and the total duration of the overshoot or undershoot (exceeding the 100% case) must be less than or equal to the corresponding duty cycle.

### ESD SENSITIVITY



**ESD (electrostatic discharge) sensitive device.**

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PACKAGE INFORMATION

The information presented in [Figure 9](#) and [Table 39](#) provides details about the package branding for the processors. For a complete listing of product availability, see [Ordering Guide on Page 167](#).



*Figure 9. Product Information on Package<sup>1</sup>*

<sup>1</sup> Exact brand may differ, depending on package type.

**Table 39. Package Brand Information**

Brand Key	Field Description
ADSP-SC589	Product Name
t	Temperature Range
pp	Package Type
Z	RoHS Compliant Option
ccc	See Ordering Guide
vvvvvv.x	Assembly Lot Code
n.n	Silicon Revision
#	RoHS Compliant Designation
yyww	Date Code

## TIMING SPECIFICATIONS

Specifications are subject to change without notice.

### Power-Up Reset Timing


Table 40 and Figure 10 show the relationship between power supply startup and processor reset timing, related to the clock generation unit (CGU) and reset control unit (RCU).

In Figure 10,  $V_{DD\_SUPPLIES}$  are  $V_{DD\_INT}$ ,  $V_{DD\_EXT}$ ,  $V_{DD\_DMC}$ ,  $V_{DD\_USB}$ ,  $V_{DD\_HADG}$ ,  $V_{DD\_RTC}$ ,  $V_{DD\_PCI\_TX}$ ,  $V_{DD\_PCI\_RX}$ , and  $V_{DD\_PCI\_CORE}$ .

**Table 40. Power-Up Reset Timing**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirement</i>			
$t_{RST\_IN\_PWR}$ $\overline{SYS\_HWRST}$ Deasserted after $V_{DD\_SUPPLIES}$ ( $V_{DD\_INT}$ , $V_{DD\_EXT}$ , $V_{DD\_DMC}$ , $V_{DD\_USB}$ , $V_{DD\_HADG}$ , $V_{DD\_RTC}$ , $V_{DD\_PCI\_TX}$ , $V_{DD\_PCI\_RX}$ , $V_{DD\_PCI\_CORE}$ ) and $SYS\_CLKIN0/1$ are Stable and within Specification	$11 \times t_{CKIN}$		ns



NOTE:  $V_{DD\_SUPPLIES}$  REFER TO  $V_{DD\_INT}$ ,  $V_{DD\_EXT}$ ,  $V_{DD\_DMC}$ ,  $V_{DD\_USB}$ ,  $V_{DD\_HADG}$ ,  $V_{DD\_RTC}$ ,  $V_{DD\_PCI\_TX}$ ,  $V_{DD\_PCI\_RX}$ , AND  $V_{DD\_PCI\_CORE}$

Figure 10. Power-Up Reset Timing

**Clock and Reset Timing**

Table 41 and Figure 11 describe clock and reset operations related to the clock generation unit (CGU) and reset control unit (RCU). Per the CCLK, SYSCLK, SCLK, DCLK, and OCLK timing specifications in Table 29 in [Clock Related Operating Conditions on Page 81](#), combinations of SYS\_CLKIN and clock multipliers must not select clock rates in excess of the processor’s maximum instruction rate.

**Table 41. Clock and Reset Timing**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
$f_{CKIN}$ SYS_CLKIN Frequency (Crystal) <sup>1, 2, 3</sup>	20	50	MHz
$f_{CKIN}$ SYS_CLKIN Frequency (External CLKIN) <sup>1, 2, 3</sup>	20	50	MHz
$t_{CKINL}$ CLKIN Low Pulse <sup>1</sup>	10		ns
$t_{CKINH}$ CLKIN High Pulse <sup>1</sup>	10		ns
$t_{WRST}$ $\overline{RESET}$ Asserted Pulse Width Low <sup>4</sup>	$11 \times t_{CKIN}$		ns

<sup>1</sup> Applies to PLL bypass mode and PLL non bypass mode.

<sup>2</sup> The  $t_{CKIN}$  period (see Figure 11) equals  $1/f_{CKIN}$ .

<sup>3</sup> If the CGU\_CTL.DF bit is set, the minimum  $f_{CKIN}$  specification is 40 MHz.

<sup>4</sup> Applies after power-up sequence is complete. See Table 40 and Figure 10 for power-up reset timing.




Figure 11. Clock and Reset Timing

## Asynchronous Read

Table 42 and Figure 12 show asynchronous memory read timing, related to the static memory controller (SMC).

**Table 42. Asynchronous Memory Read**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
$t_{SDATARE}$ DATA in Setup Before $\overline{SMC0\_ARE}$ High	5.1		ns
$t_{HDATARE}$ DATA in Hold After $\overline{SMC0\_ARE}$ High	0.7		ns
$t_{DARDYARE}$ $\overline{SMC0\_ARDY}$ Valid After $\overline{SMC0\_ARE}$ Low <sup>1, 2</sup>		$(RAT - 2.5) \times t_{SCLK0} - 17.5$	ns
<i>Switching Characteristics</i>			
$t_{AMSARE}$ $\overline{SMC0\_AMSx}$ Assertion Before $\overline{SMC0\_ARE}$ Low <sup>3</sup>	$(PREST + RST + PREAT) \times t_{SCLK0} - 2$		ns
$t_{AOEARE}$ $\overline{SMC0\_AOE}$ Assertion Before $\overline{SMC0\_ARE}$ Low	$(RST + PREAT) \times t_{SCLK0} - 2$		ns
$t_{HARE}$ Output <sup>4</sup> Hold After $\overline{SMC0\_ARE}$ High <sup>5</sup>	$RHT \times t_{SCLK0} - 2$		ns
$t_{WARE}$ $\overline{SMC0\_ARE}$ Active Low Width <sup>6</sup>	$RAT \times t_{SCLK0} - 2$		ns
$t_{DAREARDY}$ $\overline{SMC0\_ARE}$ High Delay After $\overline{SMC0\_ARDY}$ Assertion <sup>1</sup>	$2.5 \times t_{SCLK0}$	$3.5 \times t_{SCLK0} + 17.5$	ns

<sup>1</sup>SMC0\_BxCTL.ARDYEN bit = 1.

<sup>2</sup>RAT value set using the SMC\_BxTIM.RAT bits.

<sup>3</sup>PREST, RST, and PREAT values set using the SMC\_BxETIM.PREST bits, SMC\_BxTIM.RST bits, and the SMC\_BxETIM.PREAT bits.

<sup>4</sup>Output signals are SMC0\_Ax, SMC0\_AMS, SMC0\_AOE, SMC0\_ABEX.

<sup>5</sup>RHT value set using the SMC\_BxTIM.RHT bits.

<sup>6</sup>SMC0\_BxCTL.ARDYEN bit = 0.




Figure 12. Asynchronous Read

**Asynchronous Flash Read**

Table 43 and Figure 13 show asynchronous flash memory read timing, related to the static memory controller (SMC).

**Table 43. Asynchronous Flash Read**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Switching Characteristics</i>			
$t_{AMSADV}$ SMC0_Ax (Address)/SMC0_AMSx Assertion Before SMC0_NORDV Low <sup>1</sup>	$PREST \times t_{SCLK0} - 2$		ns
$t_{WADV}$ SMC0_NORDV Active Low Width <sup>2</sup>	$RST \times t_{SCLK0} - 2$		ns
$t_{DADVARE}$ SMC0_ARE Low Delay From SMC0_NORDV High <sup>3</sup>	$PREAT \times t_{SCLK0} - 2$		ns
$t_{HARE}$ Output <sup>4</sup> Hold After SMC0_ARE High <sup>5</sup>	$RHT \times t_{SCLK0} - 2$		ns
$t_{WARE}$ <sup>6</sup> SMC0_ARE Active Low Width <sup>7</sup>	$RAT \times t_{SCLK0} - 2$		ns

<sup>1</sup>PREST value set using the SMC\_BxETIM.PREST bits.

<sup>2</sup>RST value set using the SMC\_BxTIM.RST bits.

<sup>3</sup>PREAT value set using the SMC\_BxETIM.PREAT bits.

<sup>4</sup>Output signals are SMC0\_Ax, SMC0\_AMS, SMC0\_AOE.

<sup>5</sup>RHT value set using the SMC\_BxTIM.RHT bits.

<sup>6</sup>SMC0\_BxCTL.ARDYEN bit = 0.

<sup>7</sup>RAT value set using the SMC\_BxTIM.RAT bits.




Figure 13. Asynchronous Flash Read

## Asynchronous Page Mode Read

Table 44 and Figure 14 show asynchronous memory page mode read timing, related to the static memory controller (SMC).

**Table 44. Asynchronous Page Mode Read**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Switching Characteristics</i>			
$t_{AV}$ SMC0_Ax (Address) Valid for First Address Min Width <sup>1</sup>		$(PREST + RST + PREAT + RAT) \times t_{SCLK0} - 2$	ns
$t_{AV1}$ SMC0_Ax (Address) Valid for Subsequent SMC0_Ax (Address) Min Width		$PGWS \times t_{SCLK0} - 2$	ns
$t_{WADV}$ SMC0_NORDV Active Low Width <sup>2</sup>		$RST \times t_{SCLK0} - 2$	ns
$t_{HARE}$ Output <sup>3</sup> Hold After SMC0_ARE High <sup>4</sup>		$RHT \times t_{SCLK0} - 2$	ns
$t_{WARE}$ <sup>5</sup> SMC0_ARE Active Low Width <sup>6, 7</sup>		$(RAT + (Nw - 1) \times PGWS) \times t_{SCLK0} - 2$	ns

<sup>1</sup>PREST, RST, PREAT and RAT values set using the SMC\_BxETIM.PREST bits, SMC\_BxTIM.RST bits, SMC\_BxETIM.PREAT bits, and the SMC\_BxTIM.RAT bits.

<sup>2</sup>RST value set using the SMC\_BxTIM.RST bits.

<sup>3</sup>Output signals are SMC0\_Ax, SMC0\_AMSx, SMC0\_AOE.

<sup>4</sup>RHT value set using the SMC\_BxTIM.RHT bits.

<sup>5</sup>SMC\_BxCTL.ARDYEN bit = 0.

<sup>6</sup>RAT value set using the SMC\_BxTIM.RAT bits.

<sup>7</sup>Nw = Number of 16-bit data words read.




Figure 14. Asynchronous Page Mode Read

**Asynchronous Write**

Table 45 and Figure 15 show asynchronous memory write timing, related to the static memory controller (SMC).

**Table 45. Asynchronous Memory Write**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirement</i>			
$t_{DARDYAWE}^1$ $\overline{SMC0\_ARDY}$ Valid After $\overline{SMC0\_AWE}$ Low <sup>2</sup>		$(WAT - 2.5) \times t_{SCLK0} - 17.5$	ns
<i>Switching Characteristics</i>			
$t_{ENDAT}$ DATA Enable After $\overline{SMC0\_AMSx}$ Assertion	-3.5		ns
$t_{DDAT}$ DATA Disable After $\overline{SMC0\_AMSx}$ Deassertion		2.5	ns
$t_{AMSAWE}$ $\overline{SMC0\_AMSx}$ Assertion Before $\overline{SMC0\_AWE}$ Low <sup>3</sup>	$(PREST + WST + PREAT) \times t_{SCLK0} - 2$		ns
$t_{HAWE}$ Output <sup>4</sup> Hold After $\overline{SMC0\_AWE}$ High <sup>5</sup>	$WHT \times t_{SCLK0} - 3.5$		ns
$t_{WAVE}^6$ $\overline{SMC0\_AWE}$ Active Low Width <sup>2</sup>	$WAT \times t_{SCLK0} - 2$		ns
$t_{DAWEARDY}^1$ $\overline{SMC0\_AWE}$ High Delay After $\overline{SMC0\_ARDY}$ Assertion	$2.5 \times t_{SCLK0}$	$3.5 \times t_{SCLK0} + 17.5$	ns

<sup>1</sup>SMC\_BxCTL.ARDYEN bit = 1.

<sup>2</sup>WAT value set using the SMC\_BxTIM.WAT bits.

<sup>3</sup>PREST, WST, PREAT values set using the SMC\_BxETIM.PREST bits, SMC\_BxTIM.WST bits, SMC\_BxETIM.PREAT bits, and the SMC\_BxTIM.RAT bits.

<sup>4</sup>Output signals are DATA, SMC0\_Ax, SMC0\_AMSx, SMC0\_ABEx.

<sup>5</sup>WHT value set using the SMC\_BxTIM.WHT bits.

<sup>6</sup>SMC\_BxCTL.ARDYEN bit = 0.




Figure 15. Asynchronous Write

## Asynchronous Flash Write

Table 46 and Figure 16 show asynchronous flash memory write timing, related to the static memory controller (SMC).

**Table 46. Asynchronous Flash Write**

<b>All specifications are based on simulation data and are subject to change without notice.</b>			
Parameter		Min	Max
<i>Switching Characteristics</i>			
$t_{AMSADV}$	$\overline{SMC0\_Ax}/\overline{SMC0\_AMSx}$ Assertion Before ADV Low <sup>1</sup>	$PREST \times t_{SCLK0} - 2$	ns
$t_{DADVAWE}$	$\overline{SMC0\_AWE}$ Low Delay From ADV High <sup>2</sup>	$PREAT \times t_{SCLK0} - 2$	ns
$t_{WADV}$	NR_ADV Active Low Width <sup>3</sup>	$WST \times t_{SCLK0} - 2$	ns
$t_{HAWE}$	Output <sup>4</sup> Hold After $\overline{SMC0\_AWE}$ High <sup>5</sup>	$WHT \times t_{SCLK0} - 3.5$	ns
$t_{WAVE}$ <sup>6</sup>	$\overline{SMC0\_AWE}$ Active Low Width <sup>7</sup>	$WAT \times t_{SCLK0} - 2$	ns

<sup>1</sup>PREST value set using the SMC\_BxETIM.PREST bits.

<sup>2</sup>PREAT value set using the SMC\_BxETIM.PREAT bits.

<sup>3</sup>WST value set using the SMC\_BxTIM.WST bits.

<sup>4</sup>Output signals are DATA, SMC0\_Ax, SMC0\_AMSx, SMC0\_ABEx.

<sup>5</sup>WHT value set using the SMC\_BxTIM.WHT bits.

<sup>6</sup>SMC\_BxCTL.ARDYEN bit = 0.

<sup>7</sup>WAT value set using the SMC\_BxTIM.WAT bits.




Figure 16. Asynchronous Flash Write

## All Accesses

Table 47 describes timing that applies to all memory accesses, related to the static memory controller (SMC).

**Table 47. All Accesses**

<b>All specifications are based on simulation data and are subject to change without notice.</b>			
Parameter		Min	Max
<i>Switching Characteristic</i>			
$t_{TURN}$	$\overline{SMC0\_AMSx}$ Inactive Width	$(IT + TT) \times t_{SCLK0} - 2$	ns

**DDR2 SDRAM Clock and Control Cycle Timing**

Table 48 and Figure 17 show DDR2 SDRAM clock and control cycle timing, related to the dynamic memory controller (DMC).


**Table 48. DDR2 SDRAM Clock and Control Cycle Timing,  $V_{DD\_DMC_x}$  Nominal 1.8 V<sup>1</sup>**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	400 MHz <sup>2</sup>		Unit
	Min	Max	
<i>Switching Characteristics</i>			
$t_{CK}$	Clock Cycle Time (CL = 2 Not Supported)		ns
$t_{CH}$	Minimum Clock Pulse Width		$t_{CK}$
$t_{CL}$	Maximum Clock Pulse Width		$t_{CK}$
$t_{IS}$	Control/Address Setup Relative to DMCx_CK Rise		ps
$t_{IH}$	Control/Address Hold Relative to DMCx_CK Rise		ps

<sup>1</sup>Specifications apply to both DMC0 and DMC1.

<sup>2</sup>In order to ensure proper operation of the DDR2, all the DDR2 guidelines must be strictly followed (see Engineer-to-Engineer Note EE-TBD).



NOTE: CONTROL = DMCx\_CS0, DMCx\_CKE, DMCx\_RAS, DMCx\_CAS, AND DMCx\_WE.  
ADDRESS = DMCx\_A0-A15, AND DMCx\_BA0-BA2.

Figure 17. DDR2 SDRAM Clock and Control Cycle Timing

## DDR2 SDRAM Read Cycle Timing

Table 49 and Figure 18 show DDR2 SDRAM read cycle timing, related to the dynamic memory controller (DMC).

Table 49. DDR2 SDRAM Read Cycle Timing,  $V_{DD\_DMC_x}$  Nominal 1.8 V<sup>1</sup>

**All specifications are based on simulation data and are subject to change without notice.**

Parameter		400 MHz <sup>2</sup>		Unit
		Min	Max	
<i>Timing Requirements</i>				
$t_{DQSQ}$	DMC <sub>x</sub> _DQS-DMC <sub>x</sub> _DQ Skew for DMC <sub>x</sub> _DQS and Associated DMC <sub>x</sub> _DQ Signals		0.2	ns
$t_{QH}$	DMC <sub>x</sub> _DQ, DMC <sub>x</sub> _DQS Output Hold Time From DMC <sub>x</sub> _DQS	0.9		ns
$t_{RPRE}$	Read Preamble	0.9		$t_{CK}$
$t_{RPST}$	Read Postamble	0.4		$t_{CK}$

<sup>1</sup>Specifications apply to both DMC0 and DMC1.

<sup>2</sup>In order to ensure proper operation of the DDR2, all the DDR2 guidelines must be strictly followed (see Engineer-to-Engineer Note EE-TBD).




Figure 18. DDR2 SDRAM Controller Input AC Timing

**DDR2 SDRAM Write Cycle Timing**

Table 50 and Figure 19 show DDR2 SDRAM write cycle timing, related to the dynamic memory controller (DMC).

**Table 50. DDR2 SDRAM Write Cycle Timing,  $V_{DD\_DMC_x}$  Nominal 1.8 V<sup>1</sup>**


**All specifications are based on simulation data and are subject to change without notice.**

Parameter	400 MHz <sup>2</sup>		Unit
	Min	Max	
<i>Switching Characteristics</i>			
$t_{DQSS}$	DMC <sub>x</sub> _DQS Latching Rising Transitions to Associated Clock Edges <sup>3</sup>		$t_{CK}$
$t_{DS}$	Last Data Valid to DMC <sub>x</sub> _DQS Delay		ns
$t_{DH}$	DMC <sub>x</sub> _DQS to First Data Invalid Delay		ns
$t_{DSS}$	DMC <sub>x</sub> _DQS Falling Edge to Clock Setup Time		$t_{CK}$
$t_{DSH}$	DMC <sub>x</sub> _DQS Falling Edge Hold Time From DMC <sub>x</sub> _CK		$t_{CK}$
$t_{DQSH}$	DMC <sub>x</sub> _DQS Input High Pulse Width		$t_{CK}$
$t_{DQSL}$	DMC <sub>x</sub> _DQS Input Low Pulse Width		$t_{CK}$
$t_{WPRE}$	Write Preamble		$t_{CK}$
$t_{WPST}$	Write Postamble		$t_{CK}$
$t_{IPW}$	Address and Control Output Pulse Width		$t_{CK}$
$t_{DIPW}$	DMC <sub>x</sub> _DQ and DMC <sub>x</sub> _DM Output Pulse Width		$t_{CK}$

<sup>1</sup> Specifications apply to both DMC0 and DMC1.

<sup>2</sup> In order to ensure proper operation of the DDR2, all the DDR2 guidelines must be strictly followed (see Engineer-to-Engineer Note EE-TBD).

<sup>3</sup> Write command to first DMC<sub>x</sub>\_DQS delay =  $WL \times t_{CK} + t_{DQSS}$ .



NOTE: CONTROL = DMC<sub>x</sub>\_CS0, DMC<sub>x</sub>\_CKE, DMC<sub>x</sub>\_RAS, DMC<sub>x</sub>\_CAS, AND DMC<sub>x</sub>\_WE.  
 ADDRESS = DMC<sub>x</sub>\_A00-13, AND DMC<sub>x</sub>\_BA0-1.

Figure 19. DDR2 SDRAM Controller Output AC Timing

## Mobile DDR (LPDDR) SDRAM Clock and Control Cycle Timing

Table 51 and Figure 20 show mobile DDR SDRAM clock and control cycle timing, related to the dynamic memory controller (DMC).


**Table 51. Mobile DDR SDRAM Clock and Control Cycle Timing,  $V_{DD\_DMC_x}$  Nominal 1.8 V<sup>1</sup>**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	200 MHz <sup>2</sup>		Unit
	Min	Max	
<i>Switching Characteristics</i>			
$t_{CK}$	Clock Cycle Time (CL = 2 Not Supported)		ns
$t_{CH}$	Minimum Clock Pulse Width		$t_{CK}$
$t_{CL}$	Maximum Clock Pulse Width		$t_{CK}$
$t_{IS}$	Control/Address Setup Relative to DMCx_CK Rise		ns
$t_{IH}$	Control/Address Hold Relative to DMCx_CK Rise		ns

<sup>1</sup>Specifications apply to both DMC0 and DMC1.

<sup>2</sup>In order to ensure proper operation of LPDDR, all the LPDDR guidelines must be strictly followed (see Engineer-to-Engineer Note EE-TBD).



NOTE: CONTROL = DMCx\_CS0, DMCx\_CKE, DMCx\_RAS, DMCx\_CAS, AND DMCx\_WE.  
ADDRESS = DMCx\_A0-A15, AND DMCx\_BA0-BA2.

Figure 20. Mobile DDR SDRAM Clock and Control Cycle Timing

**Mobile DDR SDRAM Read Cycle Timing**

Table 52 and Figure 21 show mobile DDR SDRAM read cycle timing, related to the dynamic memory controller (DMC).

**Table 52. Mobile DDR SDRAM Read Cycle Timing,  $V_{DD\_DMC_x}$  Nominal 1.8 V<sup>1</sup>**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter		200 MHz <sup>2</sup>		Unit
		Min	Max	
<i>Timing Requirements</i>				
$t_{QH}$	DMC <sub>x</sub> _DQ, DMC <sub>x</sub> _DQS Output Hold Time From DMC <sub>x</sub> _DQS	1.75		ns
$t_{DQSQ}$	DMC <sub>x</sub> _DQS-DMC <sub>x</sub> _DQ Skew for DMC <sub>x</sub> _DQS and Associated DMC <sub>x</sub> _DQ Signals		0.4	ns
$t_{RPRE}$	Read Preamble	0.9	1.1	$t_{CK}$
$t_{RPST}$	Read Postamble	0.4	0.6	$t_{CK}$

<sup>1</sup>Specifications apply to both DMC0 and DMC1.

<sup>2</sup>In order to ensure proper operation of LPDDR, all the LPDDR guidelines must be strictly followed (see Engineer-to-Engineer Note EE-TBD).




Figure 21. Mobile DDR SDRAM Controller Input AC Timing

## Mobile DDR SDRAM Write Cycle Timing

Table 53 and Figure 22 show mobile DDR SDRAM write cycle timing, related to the dynamic memory controller (DMC).

Table 53. Mobile DDR SDRAM Write Cycle Timing,  $V_{DD\_DMC_x}$  Nominal 1.8 V<sup>1</sup>

**All specifications are based on simulation data and are subject to change without notice.**

Parameter		200 MHz <sup>2</sup>		Unit
		Min	Max	
<i>Switching Characteristics</i>				
$t_{DQSS}$ <sup>3</sup>	DMC <sub>x</sub> _DQS Latching Rising Transitions to Associated Clock Edges	0.75	1.25	$t_{CK}$
$t_{DS}$	Last Data Valid to DMC <sub>x</sub> _DQS Delay (Slew > 1 V/ns)	0.48		ns
$t_{DH}$	DMC <sub>x</sub> _DQS to First Data Invalid Delay (Slew > 1 V/ns)	0.48		ns
$t_{DSS}$	DMC <sub>x</sub> _DQS Falling Edge to Clock Setup Time	0.2		$t_{CK}$
$t_{DSH}$	DMC <sub>x</sub> _DQS Falling Edge Hold Time From DMC <sub>x</sub> _CK	0.2		$t_{CK}$
$t_{DQSH}$	DMC <sub>x</sub> _DQS Input High Pulse Width	0.4		$t_{CK}$
$t_{DQSL}$	DMC <sub>x</sub> _DQS Input Low Pulse Width	0.4		$t_{CK}$
$t_{WPRE}$	Write Preamble	0.25		$t_{CK}$
$t_{WPST}$	Write Postamble	0.4		$t_{CK}$
$t_{IPW}$	Address and Control Output Pulse Width	2.3		ns
$t_{DIPW}$	DMC <sub>x</sub> _DQ and DMC <sub>x</sub> _DM Output Pulse Width	1.8		ns

<sup>1</sup> Specifications apply to both DMC0 and DMC1.

<sup>2</sup> In order to ensure proper operation of LPDDR, all the LPDDR guidelines must be strictly followed (see Engineer-to-Engineer Note EE-TBD).

<sup>3</sup> Write command to first DMC<sub>x</sub>\_DQS delay =  $WL \times t_{CK} + t_{DQSS}$ .




Figure 22. Mobile DDR SDRAM Controller Output AC Timing

**DDR3 SDRAM Clock and Control Cycle Timing**

Table 54 and Figure 23 show mobile DDR3 SDRAM clock and control cycle timing, related to the dynamic memory controller (DMC).


**Table 54. DDR3 SDRAM Clock and Control Cycle Timing VDD\_DMCx Nominal 1.5 V<sup>1</sup>**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	450 MHz <sup>2</sup>	Unit
		Max	
<i>Timing Requirements</i>			
t <sub>CK</sub>	Clock Cycle Time (CL = 2 Not Supported)		ns
t <sub>CH</sub>	Minimum Clock Pulse Width		t <sub>CK</sub>
t <sub>CL</sub>	Maximum Clock Pulse Width		t <sub>CK</sub>
t <sub>IS</sub>	Control/Address Setup Relative to DMCx_CK Rise		ns
t <sub>IH</sub>	Control/Address Hold Relative to DMCx_CK Rise		ns

<sup>1</sup>Specifications apply to both DMC0 and DMC1.

<sup>2</sup>In order to ensure proper operation of the DDR3, all the DDR3 guidelines must be strictly followed (see Engineer-to-Engineer Note EE-TBD).



NOTE: CONTROL = DMCx\_CS0, DMCx\_CKE, DMCx\_RAS, DMCx\_CAS, AND DMCx\_WE.  
ADDRESS = DMCx\_A0-A15, AND DMCx\_BA0-BA2.

Figure 23. DDR3 SDRAM Clock and Control Cycle Timing

## DDR3 SDRAM Read Cycle Timing

Table 55 and Figure 24 show mobile DDR3 SDRAM read cycle timing, related to the dynamic memory controller (DMC).

Table 55. DDR3 SDRAM Read Cycle Timing VDD\_DMCx Nominal 1.5 V<sup>1</sup>

**All specifications are based on simulation data and are subject to change without notice.**

Parameter		450 MHz <sup>2</sup>		Unit
		Min	Max	
<i>Timing Requirements</i>				
t <sub>DQSQ</sub>	DMCx_DQS-DMCx_DQ Skew for DMCx_DQS and Associated DMCx_DQ Signals		0.2	ns
t <sub>QH</sub>	DMCx_DQ, DMCx_DQS Output Hold Time From DMCx_DQS	0.38		t <sub>CK</sub>
t <sub>RPRE</sub>	Read Preamble	0.9		t <sub>CK</sub>
t <sub>RPST</sub>	Read Postamble	0.3		t <sub>CK</sub>

<sup>1</sup>Specifications apply to both DMC0 and DMC1.

<sup>2</sup>In order to ensure proper operation of the DDR3, all the DDR3 guidelines must be strictly followed (see Engineer-to-Engineer Note EE-TBD).




Figure 24. DDR3 SDRAM Controller Input AC Timing

**DDR3 SDRAM Write Cycle Timing**

Table 56 and Figure 25 show mobile DDR3 SDRAM output ac timing, related to the dynamic memory controller (DMC).

**Table 56. DDR3 SDRAM Write Cycle Timing VDD\_DMCx Nominal 1.5 V<sup>1</sup>**


**All specifications are based on simulation data and are subject to change without notice.**

Parameter		450 MHz <sup>2</sup>		Unit
		Min	Max	
<i>Switching Characteristics</i>				
t <sub>DQSS</sub>	DMCx_QS Latching Rising Transitions to Associated Clock Edges <sup>3</sup>	-0.25	0.25	t <sub>CK</sub>
t <sub>DS</sub>	Last Data Valid to DMCx_QS Delay (Slew > 1 V/ns)	0.125		ns
t <sub>DH</sub>	DMCx_QS to First Data Invalid Delay (Slew > 1 V/ns)	0.150		ns
t <sub>DSS</sub>	DMCx_QS Falling Edge to Clock Setup Time	0.2		t <sub>CK</sub>
t <sub>DSH</sub>	DMCx_QS Falling Edge Hold Time From DMCx_CK	0.2		t <sub>CK</sub>
t <sub>DQSH</sub>	DMCx_QS Input High Pulse Width	0.45	0.55	t <sub>CK</sub>
t <sub>DQSL</sub>	DMCx_QS Input Low Pulse Width	0.45	0.55	t <sub>CK</sub>
t <sub>WPRE</sub>	Write Preamble	0.9		t <sub>CK</sub>
t <sub>WPST</sub>	Write Postamble	0.3		t <sub>CK</sub>
t <sub>IPW</sub>	Address and Control Output Pulse Width	0.840		ns
t <sub>DIPW</sub>	DMCx_DQ and DMCx_DM Output Pulse Width	0.550		ns

<sup>1</sup> Specifications apply to both DMC0 and DMC1.

<sup>2</sup> In order to ensure proper operation of the DDR3, all the DDR3 guidelines must be strictly followed (see Engineer-to-Engineer Note EE-TBD).

<sup>3</sup> Write command to first DMCx\_QS delay = WL × t<sub>CK</sub> + t<sub>DQSS</sub>.



NOTE: CONTROL = DMCx\_CS0, DMCx\_CKE, DMCx\_RAS, DMCx\_CAS, AND DMCx\_WE.  
 ADDRESS = DMCx\_A00-13, AND DMCx\_BA0-1.

Figure 25. DDR3 SDRAM Controller Output AC Timing

## Enhanced Parallel Peripheral Interface Timing

The following tables and figures describe enhanced parallel peripheral interface (EPPI) timing operations. The POLC bits in the EPPI\_CTL register may be used to set the sampling/driving edges of the EPPI clock.

When internally generated, the programmed PPI clock ( $f_{PCLKPROG}$ ) frequency in MHz is set by the following equation where VALUE is a field in the EPPI\_CLKDIV register that can be set from 0 to 65535:

$$f_{PCLKPROG} = \frac{f_{SCLK0}}{(VALUE + 1)}$$

$$t_{PCLKPROG} = \frac{1}{f_{PCLKPROG}}$$

When externally generated the EPPI\_CLK is called  $f_{PCLKEXT}$ :

$$t_{PCLKEXT} = \frac{1}{f_{PCLKEXT}}$$

**Table 57. Enhanced Parallel Peripheral Interface—Internal Clock**

<b>All specifications are based on simulation data and are subject to change without notice.</b>			
Parameter		Min	Max
<i>Timing Requirements</i>			
$t_{SFSPi}$	External FS Setup Before EPPI_CLK	6.5	ns
$t_{HFSPi}$	External FS Hold After EPPI_CLK	0	ns
$t_{SDRPI}$	Receive Data Setup Before EPPI_CLK	6.5	ns
$t_{HDRPI}$	Receive Data Hold After EPPI_CLK	0	ns
$t_{SF3GI}$	External FS3 Input Setup Before EPPI_CLK Fall Edge in Clock Gating Mode	14	ns
$t_{HF3GI}$	External FS3 Input Hold Before EPPI_CLK Fall Edge in Clock Gating Mode	0	ns
<i>Switching Characteristics</i>			
$t_{PCLKW}$	EPPI_CLK Width <sup>1</sup>	$0.5 \times t_{PCLKPROG} - 1.5$	ns
$t_{PCLK}$	EPPI_CLK Period <sup>1</sup>	$t_{PCLKPROG} - 1.5$	ns
$t_{DFSPi}$	Internal FS Delay After EPPI_CLK		3.5
$t_{HOFSPi}$	Internal FS Hold After EPPI_CLK	-0.5	ns
$t_{DDTPI}$	Transmit Data Delay After EPPI_CLK		3.5
$t_{HDTPI}$	Transmit Data Hold After EPPI_CLK	-0.5	ns

<sup>1</sup> See Table 29 in Clock Related Operating Conditions on Page 81 for details on the minimum period that may be programmed for  $t_{PCLKPROG}$ .




Figure 26. PPI Internal Clock GP Receive Mode with Internal Frame Sync Timing




Figure 27. PPI Internal Clock GP Transmit Mode with Internal Frame Sync Timing




Figure 28. PPI Internal Clock GP Receive Mode with External Frame Sync Timing




Figure 29. PPI Internal Clock GP Transmit Mode with External Frame Sync Timing




Figure 30. Clock Gating Mode with Internal Clock and External Frame Sync Timing

**Table 58. Enhanced Parallel Peripheral Interface—External Clock**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
$t_{PCLKW}$ EPPI_CLK Width <sup>1</sup>	$0.5 \times t_{PCLKEXT} - 0.5$		ns
$t_{PCLK}$ EPPI_CLK Period <sup>1</sup>	$t_{PCLKEXT} - 1$		ns
$t_{SFSPe}$ External FS Setup Before EPPI_CLK	2		ns
$t_{HFSPe}$ External FS Hold After EPPI_CLK	3.7		ns
$t_{SDRPe}$ Receive Data Setup Before EPPI_CLK	2		ns
$t_{HDRPe}$ Receive Data Hold After EPPI_CLK	3.7		ns
<i>Switching Characteristics</i>			
$t_{DFSPe}$ Internal FS Delay After EPPI_CLK		15.3	ns
$t_{HOFSPe}$ Internal FS Hold After EPPI_CLK	2.4		ns
$t_{DDTPe}$ Transmit Data Delay After EPPI_CLK		15.3	ns
$t_{HDTPe}$ Transmit Data Hold After EPPI_CLK	2.4		ns

<sup>1</sup>This specification indicates the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jitter on the external EPPI\_CLK. For the external EPPI\_CLK ideal maximum frequency see the  $f_{PCLKEXT}$  specification in Table 29 in [Clock Related Operating Conditions on Page 81](#).




Figure 31. PPI External Clock GP Receive Mode with Internal Frame Sync Timing




Figure 32. PPI External Clock GP Transmit Mode with Internal Frame Sync Timing




Figure 33. PPI External Clock GP Receive Mode with External Frame Sync Timing




Figure 34. PPI External Clock GP Transmit Mode with External Frame Sync Timing

**Link Ports**

In link port (LP) receive mode, the link port clock is supplied externally and is called  $f_{LCLKREXT}$ :

$$t_{LCLKREXT} = \frac{1}{f_{LCLKREXT}}$$

In link port transmit mode, the programmed link port clock ( $f_{LCLKTPROG}$ ) frequency in MHz is set by the following equation where VALUE is a field in the LP\_DIV register that can be set from 1 to 255:

$$f_{LCLKTPROG} = \frac{f_{CLK08}}{(VALUE \times 2)}$$

In the case where VALUE = 0,  $f_{LCLKTPROG} = f_{CLK08}$ . For all settings of VALUE the following equation also holds:

$$t_{LCLKTPROG} = \frac{1}{f_{LCLKTPROG}}$$

Calculation of link receiver data setup and hold relative to link clock is required to determine the maximum allowable skew that can be introduced in the transmission path length difference between LPx\_Dx (data) and LPx\_CLK. Setup skew is the maximum delay that can be introduced in LPx\_Dx relative to LPx\_CLK: (setup skew =  $t_{LCLKTWH \min} - t_{DLDCH} - t_{SLDCL}$ ). Hold skew is the maximum delay that can be introduced in LPx\_CLK relative to LPx\_Dx: (hold skew =  $t_{LCLKTWL \min} - t_{HLDCH} - t_{HLDCL}$ ).

**Table 59. Link Ports—Receive<sup>1</sup>**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
$f_{LCLKREXT}$ LPx_CLK Frequency		150	MHz
$t_{SLDCL}$ Data Setup Before LPx_CLK Low	0.9		ns
$t_{HLDCL}$ Data Hold After LPx_CLK Low	1.4		ns
$t_{LCLKEW}$ LPx_CLK Period <sup>2</sup>	$t_{LCLKREXT} - 0.42$		ns
$t_{LCLKRWL}$ LPx_CLK Width Low <sup>2</sup>	$0.5 \times t_{LCLKREXT}$		ns
$t_{LCLKRWH}$ LPx_CLK Width High <sup>2</sup>	$0.5 \times t_{LCLKREXT}$		ns
<i>Switching Characteristic</i>			
$t_{DLALC}$ LPx_ACK Low Delay After LPx_CLK Low <sup>3</sup>	$1.5 \times t_{CLK08} + 4$	$2.5 \times t_{CLK08} + 12$	ns

<sup>1</sup>Specifications apply to LP1 and LP2.

<sup>2</sup>This specification indicates the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jitter on the external LPx\_CLK. For the external LPx\_CLK ideal maximum frequency see the  $f_{LCLKTEXT}$  specification in Table 29 in Clock Related Operating Conditions on Page 81.

<sup>3</sup>LPx\_ACK goes low with  $t_{DLALC}$  relative to rise of LPx\_CLK after first byte, but does not go low if the receiver's link buffer is not about to fill.




Figure 35. Link Ports—Receive


**Table 60. Link Ports—Transmit<sup>1</sup>**

All specifications are based on simulation data and are subject to change without notice.

Parameter		Min	Max	Unit
<i>Timing Requirements</i>				
$t_{SLACH}$	LPx_ACK Setup Before LPx_CLK Low	$2 \times t_{CLK08} + 13.5$		ns
$t_{HLACH}$	LPx_ACK Hold After LPx_CLK Low	-5.5		ns
<i>Switching Characteristics</i>				
$t_{DLCH}$	Data Delay After LPx_CLK High		1.6	ns
$t_{HLDCH}$	Data Hold After LPx_CLK High	-0.8		ns
$t_{LCLKTWL}^2$	LPx_CLK Width Low	$0.33 \times t_{LCLKTPROG}$	$0.6 \times t_{LCLKTPROG}$	ns
$t_{LCLKTWH}^2$	LPx_CLK Width High	$0.45 \times t_{LCLKTPROG}$	$0.66 \times t_{LCLKTPROG}$	ns
$t_{LCLKTW}^2$	LPx_CLK Period	$N \times t_{LCLKTPROG} - 0.5$		ns
$t_{DLACLK}$	LPx_CLK Low Delay After LPx_ACK High	$t_{CLK08} + 4$	$2 \times t_{CLK08} + 1 \times t_{LPCLK} + 10$	ns

<sup>1</sup>Specifications apply to LP1 and LP2

<sup>2</sup>See Table 29 in Clock Related Operating Conditions on Page 81 for details on the minimum period that may be programmed for  $t_{LCLKTPROG}$ .



**NOTES**  
 The  $t_{SLACH}$  and  $t_{HLACH}$  specifications apply only to the LPx\_CLK falling edge. If these specifications are met, LPx\_CLK would extend and the dotted LPx\_CLK falling edge would not occur as shown. The position of the dotted falling edge can be calculated using the  $t_{LCLKTWH}$  specification.  $t_{LCLKTWH}$  Min should be used for  $t_{SLACH}$  and  $t_{LCLKTWH}$  Max for  $t_{HLACH}$ .

Figure 36. Link Ports—Transmit

## Serial Ports

To determine whether serial port (SPORT) communication is possible between two devices at clock speed  $n$ , the following specifications must be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) serial clock (SPTx\_CLK) width. In [Figure 37](#) either the rising edge or the falling edge of SPTx\_CLK (external or internal) can be used as the active sampling edge.

When externally generated, the SPORT clock is called  $f_{SPTCLKEXT}$ :

$$t_{SPTCLKEXT} = \frac{1}{f_{SPTCLKEXT}}$$

When internally generated, the programmed SPORT clock ( $f_{SPTCLKPROG}$ ) frequency in MHz is set by the following equation where CLKDIV is a field in the SPORT\_DIV register that can be set from 0 to 65535:

$$f_{SPTCLKPROG} = \frac{f_{SCLK0}}{(CLKDIV + 1)}$$

$$t_{SPTCLKPROG} = \frac{1}{f_{SPTCLKPROG}}$$

**Table 61. Serial Ports—External Clock<sup>1</sup>**

<b>All specifications are based on simulation data and are subject to change without notice.</b>			
Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
$t_{SFSE}$ Frame Sync Setup Before SPTx_CLK (Externally Generated Frame Sync in either Transmit or Receive Mode) <sup>2</sup>	2		ns
$t_{HFSE}$ Frame Sync Hold After SPTx_CLK (Externally Generated Frame Sync in either Transmit or Receive Mode) <sup>2</sup>	2.7		ns
$t_{SDRE}$ Receive Data Setup Before Receive SPTx_CLK <sup>2</sup>	2		ns
$t_{HDRE}$ Receive Data Hold After SPTx_CLK <sup>2</sup>	2.7		ns
$t_{SPTCLKW}$ SPTx_CLK Width <sup>3</sup>	$0.5 \times t_{SPTCLKEXT} - 1.5$		ns
$t_{SPTCLK}$ SPTx_CLK Period <sup>3</sup>	$t_{SPTCLKEXT} - 1.5$		ns
<i>Switching Characteristics</i>			
$t_{DFSE}$ Frame Sync Delay After SPTx_CLK (Internally Generated Frame Sync in either Transmit or Receive Mode) <sup>4</sup>		14.5	ns
$t_{HOFSE}$ Frame Sync Hold After SPTx_CLK (Internally Generated Frame Sync in either Transmit or Receive Mode) <sup>4</sup>	2		ns
$t_{DDTE}$ Transmit Data Delay After Transmit SPTx_CLK <sup>4</sup>		14	ns
$t_{HDTE}$ Transmit Data Hold After Transmit SPTx_CLK <sup>4</sup>	2		ns

<sup>1</sup> Specifications apply to all eight SPORTs.

<sup>2</sup> Referenced to sample edge.

<sup>3</sup> This specification indicates the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jitter on the external SPTx\_CLK. For the external SPTx\_CLK ideal maximum frequency see the  $f_{SPTCLKEXT}$  specification in [Table 29](#) in [Clock Related Operating Conditions on Page 81](#).

<sup>4</sup> Referenced to drive edge.

**Table 62. Serial Ports—Internal Clock<sup>1</sup>**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter		Min	Max	Unit
<i>Timing Requirements</i>				
t <sub>SFSI</sub>	Frame Sync Setup Before SPTx_CLK (Externally Generated Frame Sync in either Transmit or Receive Mode) <sup>2</sup>	12		ns
t <sub>HFSI</sub>	Frame Sync Hold After SPTx_CLK (Externally Generated Frame Sync in either Transmit or Receive Mode) <sup>2</sup>	-0.5		ns
t <sub>SDRI</sub>	Receive Data Setup Before SPTx_CLK <sup>2</sup>	3.4		ns
t <sub>HDRI</sub>	Receive Data Hold After SPTx_CLK <sup>2</sup>	1.5		ns
<i>Switching Characteristics</i>				
t <sub>DFSI</sub>	Frame Sync Delay After SPTx_CLK (Internally Generated Frame Sync in Transmit or Receive Mode) <sup>3</sup>		3.5	ns
t <sub>HOFSI</sub>	Frame Sync Hold After SPTx_CLK (Internally Generated Frame Sync in Transmit or Receive Mode) <sup>3</sup>	-2.5		ns
t <sub>DDTI</sub>	Transmit Data Delay After SPTx_CLK <sup>3</sup>		3.5	ns
t <sub>HDTI</sub>	Transmit Data Hold After SPTx_CLK <sup>3</sup>	-2.5		ns
t <sub>SCLKIW</sub>	SPTx_CLK Width <sup>4</sup>	0.5 × t <sub>SPTCLKPROG</sub> - 1.5		ns
t <sub>SPTCLK</sub>	SPTx_CLK Period <sup>4</sup>	t <sub>SPTCLKPROG</sub> - 1.5		ns

<sup>1</sup>Specifications apply to all eight SPORTs.

<sup>2</sup>Referenced to the sample edge.

<sup>3</sup>Referenced to drive edge.

<sup>4</sup>See Table 29 in [Clock Related Operating Conditions on Page 81](#) for details on the minimum period that may be programmed for t<sub>SPTCLKPROG</sub>.




Figure 37. Serial Ports

**Table 63. Serial Ports—Enable and Three-State<sup>1</sup>**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter		Min	Max	Unit
<i>Switching Characteristics</i>				
t <sub>DDTEN</sub>	Data Enable from External Transmit SPT <sub>x</sub> _CLK <sup>2</sup>	1		ns
t <sub>DDTTE</sub>	Data Disable from External Transmit SPT <sub>x</sub> _CLK <sup>2</sup>		14	ns
t <sub>DDTIN</sub>	Data Enable from Internal Transmit SPT <sub>x</sub> _CLK <sup>2</sup>	-2.5		ns
t <sub>DDTTI</sub>	Data Disable from Internal Transmit SPT <sub>x</sub> _CLK <sup>2</sup>		2.8	ns

<sup>1</sup>Specifications apply to all eight SPORTs.

<sup>2</sup>Referenced to drive edge.




Figure 38. Serial Ports—Enable and Three-State

# ADSP-SC582/583/584/587/589/ADSP-21583/584/587 Preliminary Technical Data

The SPTx\_TDV output signal becomes active in SPORT multichannel mode. During transmit slots (enabled with active channel selection registers) the SPTx\_TDV is asserted for communication with external devices.

**Table 64. Serial Ports—TDV (Transmit Data Valid)<sup>1</sup>**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Switching Characteristics</i>			
$t_{DRDVEN}$ Data-Valid Enable Delay from Drive Edge of External Clock <sup>2</sup>	2		ns
$t_{DFDVEN}$ Data-Valid Disable Delay from Drive Edge of External Clock <sup>2</sup>		14	ns
$t_{DRDVIN}$ Data-Valid Enable Delay from Drive Edge of Internal Clock <sup>2</sup>	-2.5		ns
$t_{DFDVIN}$ Data-Valid Disable Delay from Drive Edge of Internal Clock <sup>2</sup>		3.5	ns

<sup>1</sup>Specifications apply to all eight SPORTs.

<sup>2</sup>Referenced to drive edge.




Figure 39. Serial Ports—Transmit Data Valid Internal and External Clock

**Table 65. Serial Ports—External Late Frame Sync<sup>1</sup>**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Switching Characteristics</i>			
$t_{DDTLFSE}$ Data Delay from Late External Transmit Frame Sync or External Receive Frame Sync with MCE = 1, MFD = 0 <sup>2</sup>		14	ns
$t_{DDTENFS}$ Data Enable for MCE = 1, MFD = 0 <sup>2</sup>	0.5		ns

<sup>1</sup>Specifications apply to all eight SPORTs.

<sup>2</sup>The  $t_{DDTLFSE}$  and  $t_{DDTENFS}$  parameters apply to left-justified as well as standard serial mode, and MCE = 1, MFD = 0.




Figure 40. External Late Frame Sync

## Sample Rate Converter—Serial Input Port

The ASRC input signals are routed from the DAIx\_P20–1 pins using the SRU. Therefore, the timing specifications provided in [Table 66](#) are valid at the DAIx\_P20–1 pins.

**Table 66. ASRC, Serial Input Port**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter		Min	Max	Unit
<i>Timing Requirements</i>				
$t_{SRCSFS}^1$	Frame Sync Setup Before Serial Clock Rising Edge	4		ns
$t_{SRCHFS}^1$	Frame Sync Hold After Serial Clock Rising Edge	5.5		ns
$t_{SRCS D}^1$	Data Setup Before Serial Clock Rising Edge	4		ns
$t_{SRCH D}^1$	Data Hold After Serial Clock Rising Edge	5.5		ns
$t_{SRCL K W}$	Clock Width	$t_{SCL K 0} - 1$		ns
$t_{SRCL K}$	Clock Period	$2 \times t_{SCL K 0}$		ns

<sup>1</sup> The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.




Figure 41. ASRC Serial Input Port Timing

**Sample Rate Converter—Serial Output Port**

For the serial output port, the frame sync is an input, and it should meet setup and hold times with regard to SCLK on the output port. The serial data output has a hold time and delay specification with regard to serial clock. Note that serial clock rising edge is the sampling edge, and the falling edge is the drive edge.

**Table 67. ASRC, Serial Output Port**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
$t_{SRCSFS}^1$ Frame Sync Setup Before Serial Clock Rising Edge	4		ns
$t_{SRCHFS}^1$ Frame Sync Hold After Serial Clock Rising Edge	5.5		ns
$t_{SRCLLKW}$ Clock Width	$t_{SCLK0} - 1$		ns
$t_{SRCLK}$ Clock Period	$2 \times t_{SCLK0}$		ns
<i>Switching Characteristics</i>			
$t_{SRCTDD}^1$ Transmit Data Delay After Serial Clock Falling Edge		13	ns
$t_{SRCTDH}^1$ Transmit Data Hold After Serial Clock Falling Edge	1		ns

<sup>1</sup>The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN, SCLK0, or any of the DAI pins.




Figure 42. ASRC Serial Output Port Timing

## Serial Peripheral Interface (SPI) Port—Master Timing

Table 68 and Figure 43 describe serial peripheral interface (SPI) port master operations.

When internally generated, the programmed SPI clock ( $f_{SPICLKPROG}$ ) frequency in MHz is set by the following equation where BAUD is a field in the SPIx\_CLK register that can be set from 0 to 65535:

$$f_{SPICLKPROG} = \frac{f_{SCLK1}}{(BAUD + 1)}$$

$$t_{SPICLKPROG} = \frac{1}{f_{SPICLKPROG}}$$

Note that:

- In dual mode data transmit the SPIx\_MISO signal is also an output.
- In quad mode data transmit the SPIx\_MISO, SPIx\_D2, and SPIx\_D3 signals are also outputs.
- In dual mode data receive the SPIx\_MOSI signal is also an input.
- In quad mode data receive the SPIx\_MOSI, SPIx\_D2, and SPIx\_D3 signals are also inputs.
- Quad mode is supported by SPI2 only.

**Table 68. Serial Peripheral Interface (SPI) Port—Master Timing<sup>1</sup>**

<b>All specifications are based on simulation data and are subject to change without notice.</b>				
Parameter		Min	Max	Unit
<i>Timing Requirements</i>				
t <sub>SSPIDM</sub>	Data Input Valid to SPIx_CLK Edge (Data Input Setup)	3.2		ns
t <sub>HSPIDM</sub>	SPIx_CLK Sampling Edge to Data Input Invalid	1.2		ns
<i>Switching Characteristics</i>				
t <sub>SDSCIM</sub>	$\overline{SPIx\_SEL}$ low to First SPI_CLK Edge for CPHA = 1 <sup>2</sup>	[t <sub>SCLK1</sub> - 2] or [18]		ns
	$\overline{SPIx\_SEL}$ low to First SPI_CLK Edge for CPHA = 0 <sup>2</sup>	[1.5 × t <sub>SCLK1</sub> - 2] or [13]		ns
t <sub>SPICHM</sub>	SPIx_CLK High Period <sup>3</sup>	0.5 × t <sub>SPICLKPROG</sub> - 1		ns
t <sub>SPICLM</sub>	SPIx_CLK Low Period <sup>3</sup>	0.5 × t <sub>SPICLKPROG</sub> - 1		ns
t <sub>SPICLK</sub>	SPIx_CLK Period <sup>3</sup>	t <sub>SPICLKPROG</sub> - 1		ns
t <sub>HDSM</sub>	Last SPIx_CLK Edge to $\overline{SPIx\_SEL}$ High for CPHA = 1 <sup>2</sup>	[1.5 × t <sub>SCLK1</sub> - 2] or [13]		ns
	Last SPIx_CLK Edge to $\overline{SPIx\_SEL}$ High for CPHA = 0 <sup>2</sup>	[t <sub>SCLK1</sub> - 2] or [18]		ns
t <sub>SPITDM</sub>	Sequential Transfer Delay <sup>2, 4</sup>	[t <sub>SCLK1</sub> - 1] or [19]		ns
t <sub>DDSPIDM</sub>	SPIx_CLK Edge to Data Out Valid (Data Out Delay)		2.6	ns
t <sub>HDSPIDM</sub>	SPIx_CLK Edge to Data Out Invalid (Data Out Hold)	-1.5		ns

<sup>1</sup> All specifications apply to all three SPIs.

<sup>2</sup> Whichever is greater.

<sup>3</sup> See Table 29 in [Clock Related Operating Conditions on Page 81](#) for details on the minimum period that may be programmed for t<sub>SPICLKPROG</sub>.

<sup>4</sup> Applies to sequential mode with STOP ≥ 1.




Figure 43. Serial Peripheral Interface (SPI) Port—Master Timing

## Serial Peripheral Interface (SPI) Port—Slave Timing

Table 69 and Figure 44 describe serial peripheral interface (SPI) port slave operations. Note that:

- In dual mode data transmit the SPIx\_MOSI signal is also an output.
- In quad mode data transmit the SPIx\_MOSI, SPIx\_D2, and SPIx\_D3 signals are also outputs.
- In dual mode data receive the SPIx\_MISO signal is also an input.
- In quad mode data receive the SPIx\_MISO, SPIx\_D2, and SPIx\_D3 signals are also inputs.
- In SPI slave mode the SPI clock is supplied externally and is called  $f_{SPICLKEXT}$ :

$$t_{SPICLKEXT} = \frac{1}{f_{SPICLKEXT}}$$

- Quad mode is supported by SPI2 only.

**Table 69. Serial Peripheral Interface (SPI) Port—Slave Timing<sup>1</sup>**

<b>All specifications are based on simulation data and are subject to change without notice.</b>				
Parameter		Min	Max	Unit
<i>Timing Requirements</i>				
$t_{SPICHS}$	SPIx_CLK High Period <sup>2</sup>	$0.5 \times t_{SPICLKEXT} - 1$		ns
$t_{SPICLS}$	SPIx_CLK Low Period <sup>2</sup>	$0.5 \times t_{SPICLKEXT} - 1$		ns
$t_{SPICLK}$	SPIx_CLK Period <sup>2</sup>	$t_{SPICLKEXT} - 1$		ns
$t_{HDS}$	Last SPIx_CLK Edge to $\overline{SPIx\_SS}$ Not Asserted	5		ns
$t_{SPITDS}$	Sequential Transfer Delay	$t_{SPICLK} - 1$		ns
$t_{SDSCI}$	$\overline{SPIx\_SS}$ Assertion to First SPIx_CLK Edge	10.5		ns
$t_{SSPID}$	Data Input Valid to SPIx_CLK Edge (Data Input Setup)	2		ns
$t_{HSPID}$	SPIx_CLK Sampling Edge to Data Input Invalid	1.6		ns
<i>Switching Characteristics</i>				
$t_{DSOE}$	$\overline{SPIx\_SS}$ Assertion to Data Out Active	0	14	ns
$t_{DSDHI}$	$\overline{SPIx\_SS}$ Deassertion to Data High Impedance	0	12.5	ns
$t_{DDSPID}$	SPIx_CLK Edge to Data Out Valid (Data Out Delay)		14	ns
$t_{HDSPID}$	SPIx_CLK Edge to Data Out Invalid (Data Out Hold)	0		ns

<sup>1</sup> All specifications apply to all three SPIs.

<sup>2</sup> This specification indicates the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jitter on the external SPIx\_CLK. For the external SPIx\_CLK ideal maximum frequency see the  $f_{SPICLKEXT}$  specification in Table 29 in [Clock Related Operating Conditions on Page 81](#).



## Serial Peripheral Interface (SPI) Port—SPIx\_RDY Slave Timing

Table 70. SPI Port—SPIx\_RDY Slave Timing<sup>1</sup>

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Switching Characteristics</i>			
$t_{\text{DSPISCKRDYSR}}$ SPIx_RDY Deassertion from Valid Input SPIx_CLK Edge in Slave Mode Receive	$3 \times t_{\text{SCLK1}}$	$4 \times t_{\text{SCLK1}} + 10$	ns
$t_{\text{DSPISCKRDYST}}$ SPIx_RDY Deassertion from Valid Input SPIx_CLK Edge in Slave Mode Transmit	$4 \times t_{\text{SCLK1}}$	$5 \times t_{\text{SCLK1}} + 10$	ns

<sup>1</sup> All specifications apply to all three SPIs.




Figure 45. SPIx\_RDY Deassertion from Valid Input SPIx\_CLK Edge in Slave Mode Receive (FCCH = 0)




Figure 46. SPIx\_RDY Deassertion from Valid Input SPIx\_CLK Edge in Slave Mode Transmit (FCCH = 1)

**Serial Peripheral Interface (SPI) Port—Open Drain Mode Timing**

In Figure 47 and Figure 48, the outputs can be SPIx\_MOSI, SPIx\_MISO, SPIx\_D2, and/or SPIx\_D3 depending on the mode of operation.

**Table 71. SPI Port ODM Master Mode Timing<sup>1</sup>**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Switching Characteristics</i>			
t <sub>HDSPIODMM</sub> SPIx_CLK Edge to High Impedance from Data Out Valid	-1		ns
t <sub>DDSPIODMM</sub> SPIx_CLK Edge to Data Out Valid from High Impedance	-1	6	ns

<sup>1</sup>All specifications apply to all three SPIs.




Figure 47. ODM Master

**Table 72. SPI Port—ODM Slave Mode<sup>1</sup>**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
t <sub>HDSPIODMS</sub> SPIx_CLK Edge to High Impedance from Data Out Valid	0		ns
t <sub>DDSPIODMS</sub> SPIx_CLK Edge to Data Out Valid from High Impedance		11	ns

<sup>1</sup>All specifications apply to all three SPIs.




Figure 48. ODM Slave

## Serial Peripheral Interface (SPI) Port—SPIx\_RDY Master Timing

SPIx\_RDY is used to provide flow control. The CPOL and CPHA bits are set in SPIx\_CTL, while LEADX, LAGX, and STOP are in SPIx\_DLY.

**Table 73. SPI Port—SPIx\_RDY Master Timing<sup>1</sup>**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
t <sub>SRDYSCKM0</sub> Minimum Setup Time for SPIx_RDY Deassertion in Master Mode Before Last Valid SPIx_CLK Edge of Valid Data Transfer to Block Subsequent Transfer with CPHA = 0	$(2 + 2 \times \text{BAUD}^2) \times t_{\text{SCLK1}} + 10$		ns
t <sub>SRDYSCKM1</sub> Minimum Setup Time for SPIx_RDY Deassertion in Master Mode Before Last Valid SPIx_CLK Edge of Valid Data Transfer to Block Subsequent Transfer with CPHA = 1	$(2 + 2 \times \text{BAUD}^2) \times t_{\text{SCLK1}} + 10$		ns
<i>Switching Characteristic</i>			
t <sub>SRDYSCKM</sub> Time Between Assertion of SPIx_RDY by Slave and First Edge of SPIx_CLK for New SPI Transfer with CPHA/CPOL = 0 and BAUD = 0 (STOP, LEAD, LAG = 0)	$4.5 \times t_{\text{SCLK1}}$	$5.5 \times t_{\text{SCLK1}} + 10$	ns
Time Between Assertion of SPIx_RDY by Slave and First Edge of SPIx_CLK for New SPI Transfer with CPHA/CPOL = 1 and BAUD = 0 (STOP, LEAD, LAG = 0)	$4 \times t_{\text{SCLK1}}$	$5 \times t_{\text{SCLK1}} + 10$	ns
Time Between Assertion of SPIx_RDY by Slave and First Edge of SPIx_CLK for New SPI Transfer with CPHA/CPOL = 0 and BAUD ≥ 1 (STOP, LEAD, LAG = 0)	$(1 + 1.5 \times \text{BAUD}^2) \times t_{\text{SCLK1}}$	$(2 + 2.5 \times \text{BAUD}^2) \times t_{\text{SCLK1}} + 10$	ns
Time Between Assertion of SPIx_RDY by Slave and First Edge of SPIx_CLK for New SPI Transfer with CPHA/CPOL = 1 and BAUD ≥ 1 (STOP, LEAD, LAG = 0)	$(1 + 1 \times \text{BAUD}^2) \times t_{\text{SCLK1}}$	$(2 + 2 \times \text{BAUD}^2) \times t_{\text{SCLK1}} + 10$	ns

<sup>1</sup> All specifications apply to all three SPIs.

<sup>2</sup> BAUD value set using the SPIx\_CLK.BAUD bits. BAUD value = SPIx\_CLK.BAUD bits + 1.




Figure 49. SPIx\_RDY Setup Before SPIx\_CLK with CPHA = 0




Figure 50. SPIx\_RDY Setup Before SPIx\_CLK with CPHA = 1




Figure 51. SPIx\_CLK Switching Diagram after SPIx\_RDY Assertion, CPHA = x

## Precision Clock Generator (Direct Pin Routing)

This timing is only valid when the SRU is configured such that the precision clock generator (PCG) takes its inputs directly from the DAI pins (via pin buffers) and sends its outputs directly to the DAI pins. For the other cases, where the PCG's inputs and outputs are not directly routed to/from DAI pins (via pin buffers), there is no timing data available. All timing parameters and switching characteristics apply to external DAI pins (DAIx\_PIN20-1).

**Table 74. Precision Clock Generator (Direct Pin Routing)**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
$t_{PCGIP}$ Input Clock Period	$t_{SCLK} \times 2$		ns
$t_{STRIG}$ PCG Trigger Setup Before Falling Edge of PCG Input Clock	4.5		ns
$t_{HTRIG}$ PCG Trigger Hold After Falling Edge of PCG Input Clock	3		ns
<i>Switching Characteristics</i>			
$t_{DPCGIO}$ PCG Output Clock and Frame Sync Active Edge Delay After PCG Input Clock	2.5	13.5	ns
$t_{DTRIGCLK}$ PCG Output Clock Delay After PCG Trigger	$2.5 + (2.5 \times t_{PCGIP})$	$13.5 + (2.5 \times t_{PCGIP})$	ns
$t_{DTRIGFS}$ PCG Frame Sync Delay After PCG Trigger	$2.5 + ((2.5 + D - PH) \times t_{PCGIP})$	$13.5 + ((2.5 + D - PH) \times t_{PCGIP})$	ns
$t_{PCGOW}^1$ Output Clock Period	$2 \times t_{PCGIP} - 1$		ns

D = FSxDIV, PH = FSxPHASE. For more information, see the "Precision Clock Generators" chapter of the hardware reference manual.

<sup>1</sup>Normal mode of operation.




Figure 52. Precision Clock Generator (Direct Pin Routing)

**General-Purpose IO Port Timing**

Table 75 and Figure 53 describe I/O timing, related to the general-purpose ports (PORT).

**Table 75. General-Purpose Port Timing**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirement</i>			
t <sub>WFI</sub> General-Purpose Port Pin Input Pulse Width	2 × t <sub>SCLK0</sub> – 1.5		ns




Figure 53. General-Purpose Port Timing

**GPIO Timer Cycle Timing**

Table 76, Table 77, and Figure 54 describe timer expired operations, related to the general-purpose timer (TIMER). The input signal is asynchronous in “width capture mode” and “external clock mode” and has an absolute maximum input frequency of (f<sub>SCLK</sub>/4) MHz. The Width Value value is the timer period assigned in the TMx\_TMRn\_WIDTH register and can range from 1 to 2<sup>32</sup> – 1. Note that when externally generated, the TMR clock is called f<sub>TMRCLKEXT</sub>:

$$t_{TMRCLKEXT} = \frac{1}{f_{TMRCLKEXT}}$$

**Table 76. Timer Cycle Timing (Internal Mode)**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
t <sub>WL</sub> Timer Pulse Width Input Low (Measured In SCLK Cycles) <sup>1</sup>	2 × t <sub>SCLK</sub>		ns
t <sub>WH</sub> Timer Pulse Width Input High (Measured In SCLK Cycles) <sup>1</sup>	2 × t <sub>SCLK</sub>		ns
<i>Switching Characteristic</i>			
t <sub>HTO</sub> Timer Pulse Width Output (Measured In SCLK Cycles) <sup>2</sup>	t <sub>SCLK</sub> × WIDTH – 1.5	t <sub>SCLK</sub> × WIDTH + 1.5	ns

<sup>1</sup>The minimum pulse width applies for TMx signals in width capture and external clock modes.

<sup>2</sup>WIDTH refers to the value in the TMRx\_WIDTH register (it can vary from 1 to 2<sup>32</sup> – 1).

**Table 77. Timer Cycle Timing (External Mode)**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
t <sub>WL</sub> Timer Pulse Width Input Low (Measured In EXT_CLK Cycles) <sup>1</sup>	2 × t <sub>EXT_CLK</sub>		ns
t <sub>WH</sub> Timer Pulse Width Input High (Measured In EXT_CLK Cycles) <sup>1</sup>	2 × t <sub>EXT_CLK</sub>		ns
t <sub>EXT_CLK</sub> Timer External Clock Period <sup>2</sup>	t <sub>TMRCLKEXT</sub>		ns
<i>Switching Characteristic</i>			
t <sub>HTO</sub> Timer Pulse Width Output (Measured In EXT_CLK Cycles) <sup>3</sup>	t <sub>EXT_CLK</sub> × WIDTH – 1.5	t <sub>EXT_CLK</sub> × WIDTH + 1.5	ns

<sup>1</sup>The minimum pulse width applies for TMx signals in width capture and external clock modes.

<sup>2</sup>This specification indicates the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jitter on the external TMR\_CLK. For the external TMR\_CLK maximum frequency see the f<sub>TMRCLKEXT</sub> specification in Table 29 in Clock Related Operating Conditions.

<sup>3</sup>WIDTH refers to the value in the TMRx\_WIDTH register (it can vary from 1 to 2<sup>32</sup> – 1).




Figure 54. Timer Cycle Timing

**DAIx Pin to DAIx Pin Direct Routing (DAI0 and DAI1)**

Table 78 and Figure 55 describe I/O timing, related to the digital audio interface (DAI). For direct pin connections only (for example DAIx\_PB01\_I to DAIx\_PB02\_O).

Table 78. DAI/DAI Pin to Pin Routing

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirement</i>			
t <sub>DPIO</sub> Delay DAI Pin Input Valid to DAI Output Valid	1.5	12	ns




Figure 55. DAI Pin to Pin Direct Routing

**Up/Down Counter/Rotary Encoder Timing**

Table 79 and Figure 56 describe timing, related to the general-purpose counter (CNT).

Table 79. Up/Down Counter/Rotary Encoder Timing

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirement</i>			
t <sub>WCOUNT</sub> Up/Down Counter/Rotary Encoder Input Pulse Width	2 × t <sub>SCLK0</sub>		ns




Figure 56. Up/Down Counter/Rotary Encoder Timing

**Pulse Width Modulator (PWM) Timing**

Table 80 and Figure 57 describe timing, related to the pulse width modulator (PWM).

**Table 80. PWM Timing<sup>1</sup>**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirement</i>			
$t_{ES}$ External Sync Pulse Width	$2 \times t_{SCLK0}$		ns
<i>Switching Characteristics</i>			
$t_{DODIS}$ Output Inactive (OFF) After Trip Input <sup>2</sup>		15	ns
$t_{DOE}$ Output Delay After External Sync <sup>2, 3</sup>	$2 \times t_{SCLK0} + 5.5$	$5 \times t_{SCLK0} + 14$	ns

<sup>1</sup> All specifications apply to all three PWMs.

<sup>2</sup> PWM outputs are: PWMx\_AH, PWMx\_AL, PWMx\_BH, PWMx\_BL, PWMx\_CH, and PWMx\_CL.

<sup>3</sup> When the external sync signal is synchronous to the peripheral clock, it takes fewer clock cycles for the output to appear compared to when the external sync signal is asynchronous to the peripheral clock.




Figure 57. PWM Timing

## Pulse Width Modulator (PWM)—Heightened-Precision Mode Timing

Table 81 and Table 82 and Figure 58 and Figure 59 describe heightened-precision pulse width modulator (PWM) operations.

**Table 81. PWM—Heightened-Precision Mode, Output Pulse**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Switching Characteristics</i>			
$t_{HPWMW}$ HP-PWM Output Pulse Width <sup>1, 2</sup>	$(N + m \times 0.25) \times t_{SCLK} - 0.5$	$(N + m \times 0.25) \times t_{SCLK} + 0.5$	ns

<sup>1</sup>N is the DUTY bit field (coarse duty) from the duty register. m is the ENHDIV (Enhanced Precision Divider bits) value from the HP duty register.

<sup>2</sup>Applies to individual PWM channel with 50% duty cycle. Other PWM channels within the same unit are toggling at the same time. No other GPIO pins are toggling.




Figure 58. PWM Heightened-Precision Mode Timing, Output Pulse

**Table 82. PWM—Heightened-Precision Mode, Output Skew**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Switching Characteristics</i>			
$t_{HPWMS}$ HP-PWM Output Skew <sup>1</sup>		1.0	ns

<sup>1</sup>Output edge difference between any two PWM channels (AH, AL, BH, BL, CH, CL, DH and DL) in the same PWM unit (a unit is PWMx where x = 0, 1, 2), with the same heightened-precision edge placement.




Figure 59. PWM Heightened-Precision Mode Timing, Output Skew

**ADC Controller Module (ACM) Timing**

Table 83 and Figure 60 describe ADC control module (ACM) operations.

When internally generated, the programmed ACM clock ( $f_{\text{ACLKPROG}}$ ) frequency in MHz is set by the following equation where CKDIV is a field in the ACM\_TC0 register and ranges from 1 to 255:

$$f_{\text{ACLKPROG}} = \frac{f_{\text{SCLK1}}}{\text{CKDIV} + 1}$$

$$t_{\text{ACLKPROG}} = \frac{1}{f_{\text{ACLKPROG}}}$$

Setup cycles (SC) in Table 83 is also a field in the ACM\_TC0 register and ranges from 0 to 4095. Hold Cycles (HC) is a field in the ACM\_TC1 register that ranges from 0 to 15.

**Table 83. ACM Timing**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
$t_{\text{SDR}}$ SPORT DRxPRI/DRxSEC Setup Before ACMx_CLK	3.5		ns
$t_{\text{HDR}}$ SPORT DRxPRI/DRxSEC Hold After ACMx_CLK	1.5		ns
<i>Switching Characteristics</i>			
$t_{\text{SCTLCS}}$ ACM Controls (ACMx_A[4:0]) Setup Before Assertion of $\overline{\text{CS}}$	$(\text{SC} + 1) \times t_{\text{SCLK1}} - 3$		ns
$t_{\text{HCTLCS}}$ ACM Control (ACMx_A[4:0]) Hold After Deassertion of $\overline{\text{CS}}$	$\text{HC} \times t_{\text{ACLKPROG}} - 1$		ns
$t_{\text{ACLKW}}$ ACM Clock Pulse Width <sup>1</sup>	$(0.5 \times t_{\text{ACLKPROG}}) - 1.5$		ns
$t_{\text{ACLK}}$ ACM Clock Period <sup>1</sup>	$t_{\text{ACLKPROG}} - 1.5$		ns
$t_{\text{HCSACK}}$ $\overline{\text{CS}}$ Hold to ACMx_CLK Edge	-2.5		ns
$t_{\text{SCSACK}}$ $\overline{\text{CS}}$ Setup to ACMx_CLK Edge	$t_{\text{ACLKPROG}} - 3.5$		ns

<sup>1</sup>See Table 29 in Clock Related Operating Conditions on Page 81 for details on the minimum period that may be programmed for  $t_{\text{ACLKPROG}}$ .




Figure 60. ACM Timing

***Universal Asynchronous Receiver-Transmitter  
(UART) Ports—Receive and Transmit Timing***

The universal asynchronous receiver-transmitter (UART) ports receive and transmit operations are described in the hardware reference manual.

***Controller Area Network (CAN) Interface***

The controller area network (CAN) interface timing is described in the hardware reference manual.

**Universal Serial Bus (USB) On-The-Go—Receive and Transmit Timing**

Table 84 describes the universal serial bus (USB) On-The-Go receive and transmit operations.

**Table 84. USB On-The-Go—Receive and Transmit Timing<sup>1</sup>**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter		Min	Max	Unit
<i>Timing Requirements</i>				
$f_{\text{USBS}}$	USB_XI Frequency	24	24	MHz
$f_{\text{SUSB}}$	USB_XI Clock Frequency Stability	-50	+50	ppm

<sup>1</sup>This specification is supported by USB0.

**PCI Express (PCIe)**

For more information about PCI Express (PCIe), see the following standards:

- *PCI Express Base 3.0 Specification*, Revision 1.0, PCI-SIG
- *PCI Express 2.0 Card Electromechanical Specification*, Revision 2.0, PCI-SIG
- *PHY Interface for the PCI Express Architecture*, Revision 2.0, Intel Corporation
- *PCI-SIG Engineering Change Request: L1 Substates*, February 1, 2012, PCI-SIG
- *IEEE Standard 1149.1-2001*, IEEE
- *IEEE Standard 1149.6-2003*, IEEE

## 10/100 Ethernet MAC Controller (EMAC) Timing (ETH0 and ETH1)

Table 85 through Table 87 and Figure 61 through Figure 63 describe the 10/100 Ethernet MAC Controller (EMAC) operations.

**Table 85. 10/100 Ethernet MAC Controller (EMAC) Timing: RMII Receive Signal<sup>1</sup>**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter <sup>2</sup>	Min	Max	Unit
<i>Timing Requirements</i>			
$t_{REFCLKF}$ ETHx_REFCLK Frequency ( $f_{SCLK0} = SCLK0$ Frequency)	None	50 + 1%	MHz
$t_{REFCLKW}$ ETHx_REFCLK Width ( $t_{REFCLK} = \text{ETHx\_REFCLK Period}$ )	$t_{REFCLK} \times 35\%$	$t_{REFCLK} \times 65\%$	ns
$t_{REFCLKIS}$ Rx Input Valid to RMII ETHx_REFCLK Rising Edge (Data In Setup)	1.75		ns
$t_{REFCLKIH}$ RMII ETHx_REFCLK Rising Edge to Rx Input Invalid (Data In Hold)	1.6		ns

<sup>1</sup>These specifications apply to ETH0 and ETH1.

<sup>2</sup>RMII inputs synchronous to RMII REF\_CLK are ERxD1-0, RMII CRS\_DV, and ERxER.




Figure 61. 10/100 Ethernet MAC Controller Timing: RMII Receive Signal

**Table 86. 10/100 Ethernet MAC Controller (EMAC) Timing: RMII Transmit Signal<sup>1</sup>**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter <sup>2</sup>	Min	Max	Unit
<i>Switching Characteristics</i>			
$t_{REFCLKOV}$ RMII ETHx_REFCLK Rising Edge to Transmit Output Valid (Data Out Valid)		11.9	ns
$t_{REFCLKOH}$ RMII ETHx_REFCLK Rising Edge to Transmit Output Invalid (Data Out Hold)	2		ns

<sup>1</sup>These specifications apply to ETH0 and ETH1.

<sup>2</sup>RMII outputs synchronous to RMII REF\_CLK are ETxD1-0.




Figure 62. 10/100 Ethernet MAC Controller Timing: RMII Transmit Signal

**Table 87. 10/100 Ethernet MAC Controller (EMAC) Timing: RMI Station Management<sup>1</sup>**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter <sup>2</sup>	Min	Max	Unit
<i>Timing Requirements</i>			
t <sub>MDIOS</sub> ETHx_MDIO Input Valid to ETHx_MDC Rising Edge (Setup)	10.8		ns
t <sub>MDCIH</sub> ETHx_MDC Rising Edge to ETHx_MDIO Input Invalid (Hold)	0		ns
<i>Switching Characteristics</i>			
t <sub>MDCOV</sub> ETHx_MDC Falling Edge to ETHx_MDIO Output Valid		t <sub>SCLK0</sub> + 2	ns
t <sub>MDCOH</sub> ETHx_MDC Falling Edge to ETHx_MDIO Output Invalid (Hold)	t <sub>SCLK0</sub> - 2.9		ns

<sup>1</sup>These specifications apply to ETH0 and ETH1.

<sup>2</sup>ETHx\_MDC/ETHx\_MDIO is a 2-wire serial bidirectional port for controlling one or more external PHYs. ETHx\_MDC is an output clock whose minimum period is programmable as a multiple of the system clock SCLK0. ETHx\_MDIO is a bidirectional data line.




Figure 63. 10/100 Ethernet MAC Controller Timing: RMI Station Management

## Gigabit Ethernet MAC Controller (EMAC) Timing

Table 88 and Figure 64 describe the Gigabit Ethernet MAC Controller (EMAC) timing.

**Table 88. Gigabit Ethernet MAC Controller (EMAC) Timing: RGMII<sup>1</sup>**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter		Min	Max	Unit
<i>Timing Requirements</i>				
TsetupR	Data to Clock Input Setup at Receiver	1		ns
TholdR	Data to Clock Input Hold at Receiver	1		ns
t <sub>GREFLKF</sub>	RGMII Receive Clock Period	8		ns
t <sub>GREFLKW</sub>	RGMII Receive Clock Pulse Width	4		ns
<i>Switching Characteristics</i>				
TskewT_min	Data to Clock Output Skew at Transmitter MIN	- 0.5		ns
TskewT_max	Data to Clock Output Skew at Transmitter MAX		0.5	ns
Tcyc	Clock Cycle Duration	7.2	8.8	ns
Duty_G	Duty Cycle for Gigabit MIN	0.45 × 8	0.55 × 8	ns

<sup>1</sup>This specification is supported by ETH0 only (10/100/1000 Ethernet MAC Controller).




Figure 64. Gigabit Ethernet MAC Controller Timing: RGMII

**Sinus Cardinalis (SINC) Filter Timing**

The programmed sinus cardinalis (SINC) filter clock ( $f_{SINCLKPROG}$ ) frequency in MHz is set by the following equation where MDIV is a field in the CLK Control register that can be set from 4 to 63:

$$f_{SINCLKPROG} = \frac{f_{SCLK}}{MDIV}$$

$$t_{SINCLKPROG} = \frac{1}{f_{SINCLKPROG}}$$

**Table 89. SINC Timing**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
$t_{SSINC}$ SINC0_Dx Setup Before SINC0_CLKx Rise	13.5		ns
$t_{HSINC}$ SINC0_Dx Hold After SINC0_CLKx Rise	0		ns
<i>Switching Characteristics</i>			
$t_{SINCLK}$ SINC0_CLKx Period <sup>1</sup>	$t_{SINCLKPROG} - 2.5$		ns
$t_{SINCLKW}$ SINC0_CLKx Width <sup>1</sup>	$0.5 \times t_{SINCLKPROG} - 2.5$		ns

<sup>1</sup> See Table 29 in Clock Related Operating Conditions on Page 81 for details on the minimum period that may be programmed for  $t_{SINCLKPROG}$ .




Figure 65. SINC Timing

## Sony/Philips Digital Interface (S/PDIF) Transmitter

Serial data input to the Sony/Philips Digital Interface (S/PDIF) transmitter can be formatted as left-justified, I<sup>2</sup>S, or right-justified with word widths of 16, 18, 20, or 24 bits. The following sections provide timing for the transmitter.

### S/PDIF Transmitter-Serial Input Waveforms

Figure 66 shows the right-justified mode. Frame sync is high for the left channel and low for the right channel. Data is valid on the rising edge of serial clock. The MSB is delayed the minimum in 24-bit output mode or the maximum in 16-bit output mode from a frame sync transition, so that when there are 64 serial clock periods per frame sync period, the LSB of the data is right-justified to the next frame sync transition.

**Table 90. S/PDIF Transmitter Right-Justified Mode**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Nominal	Unit
<i>Timing Requirement</i>		
$t_{RJD}$ Frame Sync to MSB Delay in Right-Justified Mode		
16-Bit Word Mode	16	SCLK
18-Bit Word Mode	14	SCLK
20-Bit Word Mode	12	SCLK
24-Bit Word Mode	8	SCLK




Figure 66. Right-Justified Mode

Figure 67 shows the default I<sup>2</sup>S-justified mode. The frame sync is low for the left channel and HI for the right channel. Data is valid on the rising edge of serial clock. The MSB is left-justified to the frame sync transition but with a delay.

Table 91. S/PDIF Transmitter I<sup>2</sup>S Mode

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Nominal	Unit
<i>Timing Requirement</i>		
t <sub>I2SD</sub> Frame Sync to MSB Delay in I <sup>2</sup> S Mode	1	SCLK




Figure 67. I<sup>2</sup>S-Justified Mode

Figure 68 shows the left-justified mode. The frame sync is high for the left channel and low for the right channel. Data is valid on the rising edge of serial clock. The MSB is left-justified to the frame sync transition with no delay.

Table 92. S/PDIF Transmitter Left-Justified Mode

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Nominal	Unit
<i>Timing Requirement</i>		
t <sub>LJD</sub> Frame Sync to MSB Delay in Left-Justified Mode	0	SCLK




Figure 68. Left-Justified Mode

## S/PDIF Transmitter Input Data Timing

The timing requirements for the S/PDIF transmitter are given in [Table 93](#). Input signals are routed to the DAIx\_Pin20–1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAIx\_Pin20–1 pins.

**Table 93. S/PDIF Transmitter Input Data Timing**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
$t_{SISFS}^1$ Frame Sync Setup Before Serial Clock Rising Edge	3		ns
$t_{SIHFS}^1$ Frame Sync Hold After Serial Clock Rising Edge	3		ns
$t_{SISD}^1$ Data Setup Before Serial Clock Rising Edge	3		ns
$t_{SIHD}^1$ Data Hold After Serial Clock Rising Edge	3		ns
$t_{SITXCLKW}$ Transmit Clock Width	9		ns
$t_{SITXCLK}$ Transmit Clock Period	20		ns
$t_{SISCLKW}$ Clock Width	36		ns
$t_{SISCLK}$ Clock Period	80		ns

<sup>1</sup>The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.




Figure 69. S/PDIF Transmitter Input Timing

**Sony/Philips Digital Interface (S/PDIF) Receiver**

The following section describes timing as it relates to the Sony/Philips Digital Interface (S/PDIF) receiver.

**Internal Digital PLL Mode**

In the internal digital phase-locked loop mode the internal PLL (digital PLL) generates the  $512 \times FS$  clock.

**Table 94. S/PDIF Receiver Internal Digital PLL Mode Timing**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Switching Characteristics</i>			
$t_{DFSI}$ Frame Sync Delay After Serial Clock		5	ns
$t_{HOFSI}$ Frame Sync Hold After Serial Clock	-2		ns
$t_{DDTI}$ Transmit Data Delay After Serial Clock		5	ns
$t_{HDTI}$ Transmit Data Hold After Serial Clock	-2		ns




Figure 70. S/PDIF Receiver Internal Digital PLL Mode Timing

## Media Local Bus (MLB)

All the numbers given are applicable for all media local bus (MLB) speed modes (1024 FS, 512 FS, and 256 FS) for 3-pin, unless otherwise specified. Please refer to the Media Local Bus Specification version 4.2 for more details.

**Table 95. MLB Interface, 3-Pin Specifications**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter		Min	Typ	Max	Unit
t <sub>MLBCLK</sub>	MLB Clock Period				
	1024 FS		20.3		ns
	512 FS		40		ns
	256 FS		81		ns
t <sub>MCKL</sub>	MLBCLK Low Time				
	1024 FS	6.1			ns
	512 FS	14			ns
	256 FS	30			ns
t <sub>MCKH</sub>	MLBCLK High Time				
	1024 FS	9.3			ns
	512 FS	14			ns
	256 FS	30			ns
t <sub>MCKR</sub>	MLBCLK Rise Time (V <sub>IL</sub> to V <sub>IH</sub> )				
	1024 FS			1	ns
	512 FS/256 FS			3	ns
t <sub>MCKF</sub>	MLBCLK Fall Time (V <sub>IH</sub> to V <sub>IL</sub> )				
	1024 FS			1	ns
	512 FS/256 FS			3	ns
t <sub>MPWV</sub> <sup>1</sup>	MLBCLK Pulse Width Variation				
	1024 FS			0.7	nspp
	512 FS/256			2.0	nspp
t <sub>DSMCF</sub>	DAT/SIG Input Setup Time	1			ns
t <sub>DHMCf</sub>	DAT/SIG Input Hold Time	2			ns
t <sub>MCFDZ</sub>	DAT/SIG Output Time to Three-state	0		15	ns
t <sub>MCDRV</sub>	DAT/SIG Output Data Delay From MLBCLK Rising Edge			8	ns
t <sub>MDZH</sub> <sup>2</sup>	Bus Hold Time				
	1024 FS	2			ns
	512 FS/256	4			ns
C <sub>MLB</sub>	DAT/SIG Pin Load				
	1024 FS			40	pf
	512 FS/256			60	pf

<sup>1</sup>Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (pp).

<sup>2</sup>The board must be designed to ensure that the high-impedance bus does not leave the logic state of the final driven bit for this time period. Therefore, coupling must be minimized while meeting the maximum capacitive load listed.




Figure 71. Media Local Bus Timing (3-Pin Interface)

The ac timing specifications of MLB 6-pin interface is detailed below. Please refer to the Media Local Bus Specification version 4.2 for more details.

Table 96. MLB Interface, 6-Pin Specifications

All specifications are based on simulation data and are subject to change without notice.

Parameter		Min	Typ	Max	Unit	Comment
$t_{MT}$	Differential transition time at the input pin (Figure 72)			1	ns	20% to 80% $V_{IN+/-}$ 80% to 20% $V_{IN+/-}$
$f_{MCKE}$	MLBCP/N external clock operating frequency <sup>1</sup> (Figure 73)	67.584		102.4	MHz	1536 × FS at 44.0 kHz 2048 × FS at 50.0 kHz
$f_{MCKR}$	Recovered clock operating frequency (internal, not observable at pins, only for timing references) (Figure 73)	90.112 135.168		102.4 204.8	MHz MHz	2048 × FS at 50.0 kHz 3072 × FS at 44.0 kHz 4096 × FS at 50.0 kHz
$t_{DELAY}$	Transmitter MLBSP/N (MLBDP/N) output valid from transition of MLBCP/N (low-to-high) <sup>2</sup> (Figure 74)	0.6 0.6		5 2.5	ns ns	when $f_{MCKR} = 2048 \times FS$ when $f_{MCKR} = 3072 \times FS$ or $4096 \times FS$
$t_{PHZ}$	Disable turnaround time from transition of MLBCP/N (low-to-high) <sup>2</sup> (Figure 75)	0.6 0.6		7 3.5	ns ns	when $f_{MCKR} = 2048 \times FS$ when $f_{MCKR} = 3072 \times FS$ or $4096 \times FS$
$t_{PLZ}$	Enable turnaround time from transition of MLBCP/N (low-to-high) <sup>2</sup> (Figure 75)	0.6 0.6		11.2 5.6	ns ns	when $f_{MCKR} = 2048 \times FS$ when $f_{MCKR} = 3072 \times FS$ or $4096 \times FS$
$t_{SU}$	MLBSP/N (MLBDP/N) valid to transition of MLBCP/N (low-to-high) <sup>2</sup> (Figure 74)	1 0.5			ns ns	when $f_{MCKR} = 2048 \times FS$ when $f_{MCKR} = 3072 \times FS$ or $4096 \times FS$
$t_{HD}$	MLBSP/N (MLBDP/N) hold from transition of MLBCP/N (low-to-high) <sup>2,3</sup> (Figure 74)	0.6			ns	

<sup>1</sup>  $f_{MCKE}$  (max) and  $f_{MCKR}$  (max) include maximum cycle-to-cycle system jitter ( $t_{JITTER}$ ) of 600ps for a bit error rate of 10E-9.

<sup>2</sup>  $t_{DELAY}$ ,  $t_{PHZ}$ ,  $t_{PLZ}$ ,  $t_{SU}$ ,  $t_{HD}$  may also be referenced from a low-to-high transition of the recovered clock for 2:1 recovered to external clock ratios.

<sup>3</sup> Receivers must latch MLBSP/N (MLBDP/N) data within  $t_{HD}$  (min) of the rising edge of MLBCP/N.




Figure 72. Media Local Bus 6-Pin Transition Time




Figure 73. Media Local Bus 6-Pin Clock Definitions




Figure 74. Media Local Bus 6-Pin Delay, Setup, and Hold Times




Figure 75. Media Local Bus 6-Pin Disable and Enable Turnaround Times

**Mobile Storage Interface (MSI) Controller Timing**


Table 97 and Figure 76 show I/O timing, related to the mobile storage interface (MSI).

**Table 97. MSI Controller Timing**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
$t_{ISU}$ Input Setup Time	4.8		ns
$t_{IH}$ Input Hold Time	-0.5		ns
<i>Switching Characteristics</i>			
$f_{PP}$ Clock Frequency Data Transfer Mode <sup>1</sup>		50	MHz
$t_{WL}$ Clock Low Time	8		ns
$t_{WH}$ Clock High Time	8		ns
$t_{TLH}$ Clock Rise Time		3	ns
$t_{THL}$ Clock Fall Time		3	ns
$t_{ODLY}$ Output Delay Time During Data Transfer Mode		2	ns
$t_{OH}$ Output Hold Time	-1.8		ns

<sup>1</sup> $t_{PP} = 1/f_{PP}$



NOTES:  
 1 INPUT INCLUDES MSI\_Dx AND MSI\_CMD SIGNALS.  
 2 OUTPUT INCLUDES MSI\_Dx AND MSI\_CMD SIGNALS.

Figure 76. MSI Controller Timing

## Program Trace Macrocell (PTM) Timing

Table 98 and Figure 77 provide I/O timing, related to the program trace macrocell (PTM).

Table 98. Trace Timing

**All specifications are based on simulation data and are subject to change without notice.**

Parameter		Min	Max	Unit
<i>Switching Characteristics</i>				
$t_{DTRD}$	TRACE Data Delay From Trace Clock MAX		5	ns
$t_{HTRD}$	TRACE Data Hold From Trace Clock MIN	2		ns
$t_{PTRCK}$	TRACE Clock Period MIN	12.32		ns




Figure 77. Trace Timing

**Debug Interface (JTAG Emulation Port) Timing**

Table 99 and Figure 78 provide I/O timing, related to the debug interface (JTAG Emulator Port).

**Table 99. JTAG Port Timing**

**All specifications are based on simulation data and are subject to change without notice.**

Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
$t_{TCK}$ JTG_TCK Period	20		ns
$t_{STAP}$ JTG_TDI, JTG_TMS Setup Before JTG_TCK High	4		ns
$t_{HTAP}$ JTG_TDI, JTG_TMS Hold After JTG_TCK High	4		ns
$t_{SSYS}$ System Inputs Setup Before JTG_TCK High <sup>1</sup>	4		ns
$t_{HSYS}$ System Inputs Hold After JTG_TCK High <sup>1</sup>	4		ns
$t_{TRSTW}$ JTG_TRST Pulse Width (measured in JTG_TCK cycles) <sup>2</sup>	4		T <sub>CK</sub>
<i>Switching Characteristics</i>			
$t_{DTDO}$ JTG_TDO Delay from JTG_TCK Low		12	ns
$t_{DSYS}$ System Outputs Delay After JTG_TCK Low <sup>3</sup>		17	ns

<sup>1</sup>System Inputs = MLB0\_CLKP, MLB0\_DATP, MLB0\_SIGP, DAI0\_PIN20-01, DAI1\_PIN20-01, DMC0\_A15-0, DMC1\_A15-0, DMC0\_DQ15-0, DMC1\_DQ15-0, DMC0\_RESET, DMC1\_RESET, PA\_15-0, PB\_15-0, PC\_15-0, PD\_15-0, PE\_15-0, PF\_15-0, PG\_5-0, SYS\_BMODE2-0, SYS\_FAULT, SYS\_FAULT, SYS\_RESOUT, TWI2-0\_SCL, TWI2-0\_SDA2.

<sup>2</sup>50 MHz Maximum.

<sup>3</sup>System Outputs = DMC0\_A15-0, DMC0\_BA2-0, DMC0\_CAS, DMC0\_CK, DMC0\_CKE, DMC0\_CS0, DMC0\_DQ15-0, DMC0\_LDM, DMC0\_LDQS, DMC0\_ODT, DMC0\_RAS, DMC0\_RESET, DMC0\_UDM, DMC0\_UDQS, DMC0\_WE, DMC1\_A15-0, DMC1\_BA2-0, DMC1\_CAS, DMC1\_CK, DMC1\_CKE, DMC1\_CS0, DMC1\_DQ15-0, DMC1\_LDM, DMC1\_LDQS, DMC1\_ODT, DMC1\_RAS, DMC1\_RESET, DMC1\_UDM, DMC1\_UDQS, DMC1\_WE, MLB0\_DATP, MLB0\_SIGP, PA\_15-0, PB\_15-0, PC\_15-0, PCIE\_TXP, PD\_15-0, PE\_15-0, PF\_15-0, PG\_5-0, SYS\_BMODE2-0, SYS\_CLKOUT, SYS\_FAULT, SYS\_FAULT, SYS\_RESOUT, TWI2-0\_SCL, TWI2-0\_SDA.




Figure 78. JTAG Port Timing

## ENVIRONMENTAL CONDITIONS

To determine the junction temperature on the application printed circuit board, use the following equation:

$$T_J = T_{CASE} + (\Psi_{JT} \times P_D)$$

where:

$T_J$  = Junction temperature (°C).

$T_{CASE}$  = Case temperature (°C) measured by customer at top center of package.

$\Psi_{JT}$  = From [Table 100](#) and [Table 101](#).

$P_D$  = Power dissipation (see Total Internal Power Dissipation for the method to calculate  $P_D$ ).

Values of  $\theta_{JA}$  are provided for package comparison and printed circuit board design considerations.  $\theta_{JA}$  can be used for a first order approximation of  $T_J$  by the equation:

$$T_J = T_A + (\theta_{JA} \times P_D)$$

where:

$T_A$  = ambient temperature (°C).

Values of  $\theta_{JC}$  are provided for package comparison and printed circuit board design considerations when an external heat sink is required.

In [Table 100](#) and [Table 101](#), airflow measurements comply with JEDEC standards JESD51-2 and JESD51-6. The junction-to-case measurement complies with MIL-STD-883 (Method 1012.1). All measurements use a 6 layer PCB with 101.6 mm × 152.4 mm dimensions.

**Table 100. Thermal Characteristics for ADSP-SC584  
19 mm × 19 mm 349 CSP\_BGA**

Parameter	Conditions	Typical	Unit
$\theta_{JA}$	0 linear m/s air flow	13.3	°C/W
$\theta_{JA}$	1 linear m/s air flow	12.1	°C/W
$\theta_{JA}$	2 linear m/s air flow	11.6	°C/W
$\theta_{JC}$		3.65	°C/W
$\Psi_{JT}$	0 linear m/s air flow	0.08	°C/W
$\Psi_{JT}$	1 linear m/s air flow	0.12	°C/W
$\Psi_{JT}$	2 linear m/s air flow	0.14	°C/W

**Table 101. Thermal Characteristics for ADSP-SC589  
19 mm × 19 mm 529 CSP\_BGA**

Parameter	Conditions	Typical	Unit
$\theta_{JA}$	0 linear m/s air flow	13.4	°C/W
$\theta_{JA}$	1 linear m/s air flow	12.1	°C/W
$\theta_{JA}$	2 linear m/s air flow	11.6	°C/W
$\theta_{JC}$		3.63	°C/W
$\Psi_{JT}$	0 linear m/s air flow	0.08	°C/W
$\Psi_{JT}$	1 linear m/s air flow	0.11	°C/W
$\Psi_{JT}$	2 linear m/s air flow	0.13	°C/W

## ADSP-SC58x/ADSP-2158x 349-BALL BGA BALL ASSIGNMENTS

ADSP-SC58x/ADSP-2158x 349-Ball BGA Ball Assignments (Numerical by Ball Number) lists the 349-ball BGA package by ball number.

ADSP-SC58x/ADSP-2158x 349-Ball BGA Ball Assignments (Alphabetical by Pin Name) lists the 349-ball BGA package by pin name.

### ADSP-SC58x/ADSP-2158x 349-BALL BGA BALL ASSIGNMENTS (NUMERICAL BY BALL NUMBER)

Ball No.	Pin Name	Ball No.	Pin Name	Ball No.	Pin Name	Ball No.	Pin Name
A01	GND	B20	PD_05	F02	PC_11	H17	VDD_DMC
A02	DMC0_A06	B21	GND	F03	DMC0_BA1	H20	VDD_INT
A03	DMC0_A04	B22	PD_08	F06	VDD_DMC	H21	PE_03
A04	DMC0_RA5	C01	DMC0_A10	F07	VDD_INT	H22	PE_04
A05	DMC0_CKE	C02	DMC0_A09	F08	VDD_INT	J01	PC_05
A06	DMC0_DQ15	C03	GND	F09	VDD_INT	J02	PC_06
A07	DMC0_DQ13	C04	DMC0_A08	F10	VDD_INT	J03	JTG_TDI
A08	DMC0_UDQ5	C05	DMC0_A03	F11	VDD_DMC	J06	VDD_DMC
A09	DMC0_UDQ5	C06	DMC0_CA5	F12	VDD_INT	J09	GND
A10	DMC0_DQ09	C07	DMC0_BA0	F13	VDD_INT	J10	GND
A11	DMC0_VREF	C08	DMC0_A01	F14	VDD_INT	J11	GND
A12	DMC0_CK	C09	DMC0_RZQ	F15	VDD_INT	J12	GND
A13	DMC0_CK	C10	DMC0_WE	F16	VDD_INT	J13	GND
A14	DMC0_DQ06	C11	DMC0_CS0	F17	VDD_INT	J14	GND
A15	DMC0_LDQ5	C12	GND	F20	VDD_INT	J17	VDD_EXT
A16	DMC0_LDQ5	C13	DMC0_LDM	F21	PD_15	J20	VDD_INT
A17	DMC0_DQ01	C14	DMC0_UDM	F22	PE_00	J21	PE_05
A18	GND	C15	PD_01	G01	PC_12	J22	PE_06
A19	PD_00	C16	PC_14	G02	PC_10	K01	PC_03
A20	PD_03	C17	SYS_CLKOUT	G03	PC_04	K02	PC_02
A21	PD_06	C18	PC_15	G06	VDD_DMC	K03	SYS_FAULT
A22	GND	C19	PD_04	G07	VDD_DMC	K06	VDD_INT
B01	DMC0_A07	C20	GND	G08	VDD_DMC	K08	GND
B02	GND	C21	PD_07	G09	VDD_DMC	K09	GND
B03	DMC0_A02	C22	PD_11	G10	VDD_DMC	K10	GND
B04	DMC0_A00	D01	DMC0_A11	G11	VDD_DMC	K11	GND
B05	DMC0_ODT	D02	DMC0_A12	G12	VDD_DMC	K12	GND
B06	DMC0_DQ14	D03	DMC0_BA2	G13	VDD_DMC	K13	GND
B07	DMC0_DQ12	D11	VDD_INT	G14	VDD_DMC	K14	GND
B08	GND	D12	VDD_INT	G15	VDD_DMC	K15	GND
B09	DMC0_DQ11	D20	PD_10	G16	VDD_DMC	K17	VDD_EXT
B10	DMC0_DQ10	D21	PD_09	G17	VDD_DMC	K20	VDD_INT
B11	DMC0_DQ08	D22	PD_12	G20	VDD_INT	K21	PE_08
B12	DMC0_DQ07	E01	DMC0_A14	G21	PE_01	K22	PE_07
B13	DMC0_DQ05	E02	DMC0_A15	G22	PE_02	L01	PC_01
B14	DMC0_DQ04	E03	DMC0_A13	H01	PC_08	L02	SYS_HWRST
B15	DMC0_DQ03	E05	DMC0_A05	H02	PC_07	L03	PC_09
B16	DMC0_DQ02	E20	VDD_INT	H03	SYS_FAULT	L04	VDD_INT
B17	DMC0_DQ00	E21	PD_13	H06	VDD_DMC	L06	VDD_INT
B18	PC_13	E22	PD_14	H07	VDD_DMC	L08	GND
B19	PD_02	F01	DMC0_RESET	H16	GND	L09	GND

# ADSP-SC582/583/584/587/589/ADSP-21583/584/587 Preliminary Technical Data

Ball No.	Pin Name						
L10	GND	P03	JTG_TDO	U10	VDD_INT	AA01	DAIO_PIN11
L11	GND	P06	VDD_EXT	U11	VDD_INT	AA02	GND
L12	GND	P09	GND	U12	VDD_INT	AA03	DAIO_PIN10
L13	GND	P10	GND	U13	VDD_INT	AA04	DAIO_PIN04
L14	GND	P11	GND	U14	VDD_EXT	AA05	DAIO_PIN05
L15	GND	P12	GND	U15	VDD_EXT	AA06	USB0_ID
L17	VDD_EXT	P13	GND	U16	VDD_EXT	AA07	USB0_VBUS
L19	VDD_INT	P14	GND	U17	VDD_EXT	AA08	TWI2_SCL
L20	PE_11	P17	VDD_EXT	U20	DAI1_PIN20	AA09	TWI2_SDA
L21	PE_10	P20	DAI1_PIN01	U21	DAI1_PIN11	AA10	TWI0_SDA
L22	PE_09	P21	DAI1_PIN05	U22	DAI1_PIN19	AA11	HADC0_VIN2
M01	JTG_TRST	P22	DAI1_PIN03	V01	PB_13	AA12	HADC0_VIN5
M02	JTG_TMS	R01	GND	V02	PB_12	AA13	HADC0_VIN4
M03	JTG_TCK	R02	PB_15	V03	DAIO_PIN20	AA14	HADC0_VIN7
M04	VDD_INT	R03	PB_14	V20	PA_00	AA15	PB_05
M06	VDD_INT	R06	VDD_EXT	V21	PA_01	AA16	PB_02
M08	GND	R07	GND	V22	PA_02	AA17	PA_14
M09	GND	R16	GND	W01	PB_10	AA18	PB_03
M10	GND	R17	VDD_EXT	W02	PB_11	AA19	PA_12
M11	GND	R20	DAI1_PIN08	W03	DAIO_PIN19	AA20	PA_11
M12	GND	R21	DAI1_PIN07	W11	VDD_INT	AA21	GND
M13	GND	R22	DAI1_PIN06	W12	VDD_INT	AA22	PA_09
M14	GND	T01	SYS_XTAL0	W20	PA_05	AB01	GND
M15	GND	T02	SYS_BMODE2	W21	PA_03	AB02	DAIO_PIN09
M17	VDD_EXT	T03	DAIO_PIN07	W22	PA_04	AB03	DAIO_PIN08
M19	VDD_INT	T06	VDD_EXT	Y01	PB_09	AB04	USB_CLKIN
M20	PE_13	T07	GND	Y02	PB_08	AB05	USB_XTAL
M21	PE_15	T08	GND	Y03	DAIO_PIN12	AB06	USB0_DP
M22	PE_12	T09	GND	Y04	DAIO_PIN06	AB07	USB0_DM
N01	SYS_XTAL1	T10	GND	Y05	DAIO_PIN02	AB08	TWI1_SCL
N02	SYS_BMODE0	T11	GND	Y06	DAIO_PIN03	AB09	HADC0_VREFP
N03	PC_00	T12	GND	Y07	DAIO_PIN01	AB10	HADC0_VREFN
N06	VDD_EXT	T13	GND	Y08	USB0_VBC	AB11	HADC0_VIN0
N08	GND	T14	GND	Y09	TWI0_SCL	AB12	HADC0_VIN1
N09	GND	T15	GND	Y10	TWI1_SDA	AB13	HADC0_VIN3
N10	GND	T16	GND	Y11	VDD_HADC	AB14	MLB0_SIGP
N11	GND	T17	VDD_EXT	Y12	GND	AB15	MLB0_SIGN
N12	GND	T20	DAI1_PIN12	Y13	HADC0_VIN6	AB16	MLB0_DATP
N13	GND	T21	DAI1_PIN10	Y14	PB_06	AB17	MLB0_DATN
N14	GND	T22	DAI1_PIN09	Y15	PB_00	AB18	MLB0_CLKP
N15	GND	U01	SYS_CLKIN0	Y16	PB_04	AB19	MLB0_CLKN
N17	VDD_EXT	U02	SYS_RESOUT	Y17	PB_01	AB20	PA_13
N20	DAI1_PIN04	U03	PB_07	Y18	PA_10	AB21	PA_07
N21	DAI1_PIN02	U06	VDD_EXT	Y19	PA_15	AB22	GND
N22	PE_14	U07	VDD_EXT	Y20	GND		
P01	SYS_CLKIN1	U08	VDD_USB	Y21	PA_06		
P02	SYS_BMODE1	U09	VDD_INT	Y22	PA_08		

**ADSP-SC58x/ADSP-2158x 349-BALL BGA BALL ASSIGNMENTS (ALPHABETICAL BY PIN NAME)**

Pin Name	Ball No.	Pin Name	Ball No.	Pin Name	Ball No.	Pin Name	Ball No.
DAIO_PIN01	Y07	DMC0_BA2	D03	GND	C20	GND	R01
DAIO_PIN02	Y05	DMC0_CAS	C06	GND	H16	GND	R07
DAIO_PIN03	Y06	DMC0_CK	A13	GND	J09	GND	R16
DAIO_PIN04	AA04	DMC0_CKE	A05	GND	J10	GND	T07
DAIO_PIN05	AA05	DMC0_CK	A12	GND	J11	GND	T08
DAIO_PIN06	Y04	DMC0_CS0	C11	GND	J12	GND	T09
DAIO_PIN07	T03	DMC0_DQ00	B17	GND	J13	GND	T10
DAIO_PIN08	AB03	DMC0_DQ01	A17	GND	J14	GND	T11
DAIO_PIN09	AB02	DMC0_DQ02	B16	GND	K08	GND	T12
DAIO_PIN10	AA03	DMC0_DQ03	B15	GND	K09	GND	T13
DAIO_PIN11	AA01	DMC0_DQ04	B14	GND	K10	GND	T14
DAIO_PIN12	Y03	DMC0_DQ05	B13	GND	K11	GND	T15
DAIO_PIN19	W03	DMC0_DQ06	A14	GND	K12	GND	T16
DAIO_PIN20	V03	DMC0_DQ07	B12	GND	K13	GND	Y12
DAI1_PIN01	P20	DMC0_DQ08	B11	GND	K14	GND	Y20
DAI1_PIN02	N21	DMC0_DQ09	A10	GND	K15	HADC0_VIN0	AB11
DAI1_PIN03	P22	DMC0_DQ10	B10	GND	L08	HADC0_VIN1	AB12
DAI1_PIN04	N20	DMC0_DQ11	B09	GND	L09	HADC0_VIN2	AA11
DAI1_PIN05	P21	DMC0_DQ12	B07	GND	L10	HADC0_VIN3	AB13
DAI1_PIN06	R22	DMC0_DQ13	A07	GND	L11	HADC0_VIN4	AA13
DAI1_PIN07	R21	DMC0_DQ14	B06	GND	L12	HADC0_VIN5	AA12
DAI1_PIN08	R20	DMC0_DQ15	A06	GND	L13	HADC0_VIN6	Y13
DAI1_PIN09	T22	DMC0_LDM	C13	GND	L14	HADC0_VIN7	AA14
DAI1_PIN10	T21	DMC0_LDQS	A16	GND	L15	HADC0_VREFN	AB10
DAI1_PIN11	U21	DMC0_LDQS	A15	GND	M08	HADC0_VREFP	AB09
DAI1_PIN12	T20	DMC0_ODT	B05	GND	M09	JTG_TCK	M03
DAI1_PIN19	U22	DMC0_RAS	A04	GND	M10	JTG_TDI	J03
DAI1_PIN20	U20	DMC0_RESET	F01	GND	M11	JTG_TDO	P03
DMC0_A00	B04	DMC0_RZQ	C09	GND	M12	JTG_TMS	M02
DMC0_A01	C08	DMC0_UDM	C14	GND	M13	JTG_TRST	M01
DMC0_A02	B03	DMC0_UDQS	A09	GND	M14	MLB0_CLKN	AB19
DMC0_A03	C05	DMC0_UDQS	A08	GND	M15	MLB0_CLKP	AB18
DMC0_A04	A03	DMC0_VREF	A11	GND	N08	MLB0_DATN	AB17
DMC0_A05	E05	DMC0_WE	C10	GND	N09	MLB0_DATP	AB16
DMC0_A06	A02	GND	A01	GND	N10	MLB0_SIGN	AB15
DMC0_A07	B01	GND	A18	GND	N11	MLB0_SIGP	AB14
DMC0_A08	C04	GND	A22	GND	N12	PA_00	V20
DMC0_A09	C02	GND	AA02	GND	N13	PA_01	V21
DMC0_A10	C01	GND	AA21	GND	N14	PA_02	V22
DMC0_A11	D01	GND	AB01	GND	N15	PA_03	W21
DMC0_A12	D02	GND	AB22	GND	P09	PA_04	W22
DMC0_A13	E03	GND	B02	GND	P10	PA_05	W20
DMC0_A14	E01	GND	B08	GND	P11	PA_06	Y21
DMC0_A15	E02	GND	B21	GND	P12	PA_07	AB21
DMC0_BA0	C07	GND	C03	GND	P13	PA_08	Y22
DMC0_BA1	F03	GND	C12	GND	P14	PA_09	AA22

# ADSP-SC582/583/584/587/589/ADSP-21583/584/587 Preliminary Technical Data

Pin Name	Ball No.	Pin Name	Ball No.	Pin Name	Ball No.	Pin Name	Ball No.
PA_10	Y18	PD_09	D21	USB_XTAL	AB05	VDD_INT	F14
PA_11	AA20	PD_10	D20	VDD_DMC	F06	VDD_INT	F15
PA_12	AA19	PD_11	C22	VDD_DMC	F11	VDD_INT	F16
PA_13	AB20	PD_12	D22	VDD_DMC	G06	VDD_INT	F17
PA_14	AA17	PD_13	E21	VDD_DMC	G07	VDD_INT	F20
PA_15	Y19	PD_14	E22	VDD_DMC	G08	VDD_INT	G20
PB_00	Y15	PD_15	F21	VDD_DMC	G09	VDD_INT	H20
PB_01	Y17	PE_00	F22	VDD_DMC	G10	VDD_INT	J20
PB_02	AA16	PE_01	G21	VDD_DMC	G11	VDD_INT	K06
PB_03	AA18	PE_02	G22	VDD_DMC	G12	VDD_INT	K20
PB_04	Y16	PE_03	H21	VDD_DMC	G13	VDD_INT	L04
PB_05	AA15	PE_04	H22	VDD_DMC	G14	VDD_INT	L06
PB_06	Y14	PE_05	J21	VDD_DMC	G15	VDD_INT	L19
PB_07	U03	PE_06	J22	VDD_DMC	G16	VDD_INT	M04
PB_08	Y02	PE_07	K22	VDD_DMC	G17	VDD_INT	M06
PB_09	Y01	PE_08	K21	VDD_DMC	H06	VDD_INT	M19
PB_10	W01	PE_09	L22	VDD_DMC	H07	VDD_INT	U09
PB_11	W02	PE_10	L21	VDD_DMC	H17	VDD_INT	U10
PB_12	V02	PE_11	L20	VDD_DMC	J06	VDD_INT	U11
PB_13	V01	PE_12	M22	VDD_EXT	J17	VDD_INT	U12
PB_14	R03	PE_13	M20	VDD_EXT	K17	VDD_INT	U13
PB_15	R02	PE_14	N22	VDD_EXT	L17	VDD_INT	W11
PC_00	N03	PE_15	M21	VDD_EXT	M17	VDD_INT	W12
PC_01	L01	SYS_BMODE0	N02	VDD_EXT	N06	VDD_USB	U08
PC_02	K02	SYS_BMODE1	P02	VDD_EXT	N17		
PC_03	K01	SYS_BMODE2	T02	VDD_EXT	P06		
PC_04	G03	SYS_CLKIN0	U01	VDD_EXT	P17		
PC_05	J01	SYS_CLKIN1	P01	VDD_EXT	R06		
PC_06	J02	SYS_CLKOUT	C17	VDD_EXT	R17		
PC_07	H02	SYS_FAULT	H03	VDD_EXT	T06		
PC_08	H01	SYS_FAULT	K03	VDD_EXT	T17		
PC_09	L03	SYS_HWRST	L02	VDD_EXT	U06		
PC_10	G02	SYS_RESOUT	U02	VDD_EXT	U07		
PC_11	F02	SYS_XTAL0	T01	VDD_EXT	U14		
PC_12	G01	SYS_XTAL1	N01	VDD_EXT	U15		
PC_13	B18	TWI0_SCL	Y09	VDD_EXT	U16		
PC_14	C16	TWI0_SDA	AA10	VDD_EXT	U17		
PC_15	C18	TWI1_SCL	AB08	VDD_HADC	Y11		
PD_00	A19	TWI1_SDA	Y10	VDD_INT	D11		
PD_01	C15	TWI2_SCL	AA08	VDD_INT	D12		
PD_02	B19	TWI2_SDA	AA09	VDD_INT	E20		
PD_03	A20	USB0_DM	AB07	VDD_INT	F07		
PD_04	C19	USB0_DP	AB06	VDD_INT	F08		
PD_05	B20	USB0_ID	AA06	VDD_INT	F09		
PD_06	A21	USB0_VBC	Y08	VDD_INT	F10		
PD_07	C21	USB0_VBUS	AA07	VDD_INT	F12		
PD_08	B22	USB_CLKIN	AB04	VDD_INT	F13		

**CONFIGURATION OF THE 349-BALL CSP\_BGA**

Figure 79 shows an overview of signal placement on the 349-ball CSP\_BGA.




Figure 79. 349-Ball CSP\_BGA Configuration

## ADSP-SC58x/ADSP-2158x 529-BALL BGA BALL ASSIGNMENTS

ADSP-SC58x/ADSP-2158x 529-Ball BGA Ball Assignments (Numerical by Ball Number) lists the 529-ball BGA package by ball number.

ADSP-SC58x/ADSP-2158x 529-Ball BGA Ball Assignments (Alphabetical by Pin Name) lists the 529-ball BGA package by pin name.

### ADSP-SC58x/ADSP-2158x 529-BALL BGA BALL ASSIGNMENTS (NUMERICAL BY BALL NUMBER)

Ball No.	Pin Name	Ball No.	Pin Name	Ball No.	Pin Name	Ball No.	Pin Name
A01	GND	B19	DMC1_DQ11	D14	DMC1_BA2	F09	GND
A02	DMC0_UDQS	B20	DMC1_DQ12	D15	DMC1_CAS	F10	VDD_INT
A03	DMC0_CK	B21	DMC1_DQ14	D16	DMC1_RAS	F11	VDD_INT
A04	DMC0_CK	B22	PD_00	D17	DMC1_A09	F12	VDD_INT
A05	DMC0_DQ09	B23	PD_04	D18	DMC1_A15	F13	VDD_INT
A06	DMC0_LDQS	C01	DMC0_DQ14	D19	DMC1_A10	F14	VDD_INT
A07	DMC0_LDQS	C02	DMC0_DQ13	D20	DMC1_A11	F15	VDD_INT
A08	DMC0_DQ05	C03	DMC0_CS0	D21	PC_14	F16	GND
A09	DMC0_DQ03	C04	DMC0_CKE	D22	PD_10	F17	VDD_INT
A10	DMC0_DQ01	C05	DMC0_LDM	D23	PD_09	F18	VDD_INT
A11	DMC1_DQ03	C06	DMC1_RESET	E01	DMC0_A04	F19	VDD_INT
A12	DMC1_DQ00	C07	DMC1_A03	E02	DMC0_RAS	F20	PE_06
A13	DMC1_LDQS	C08	DMC1_A00	E03	DMC0_BA1	F21	PD_02
A14	DMC1_LDQS	C09	DMC1_A01	E04	DMC0_WE	F22	PD_13
A15	DMC1_VREF	C10	DMC1_A04	E05	DMC0_RZQ	F23	PD_12
A16	DMC1_CK	C11	DMC1_A06	E06	GND	G01	DMC0_A13
A17	DMC1_CK	C12	DMC1_BA1	E07	GND	G02	DMC0_A09
A18	DMC1_DQ09	C13	DMC1_ODT	E08	GND	G03	DMC0_A03
A19	DMC1_UDQS	C14	DMC1_CS0	E09	GND	G04	DMC0_A11
A20	DMC1_UDQS	C15	DMC1_LDM	E10	VDD_INT	G05	VDD_INT
A21	DMC1_DQ13	C16	DMC1_UDM	E11	VDD_INT	G06	VDD_DMC
A22	DMC1_DQ15	C17	DMC1_A14	E12	VDD_INT	G07	VDD_DMC
A23	GND	C18	DMC1_A12	E13	VDD_INT	G08	VDD_DMC
B01	DMC0_UDQS	C19	DMC1_A13	E14	VDD_INT	G09	VDD_DMC
B02	DMC0_DQ12	C20	PC_13	E15	VDD_INT	G10	VDD_DMC
B03	DMC0_DQ11	C21	PD_01	E16	VDD_INT	G11	VDD_DMC
B04	DMC0_DQ10	C22	PD_06	E17	VDD_INT	G12	VDD_DMC
B05	DMC0_DQ08	C23	PD_05	E18	VDD_INT	G13	VDD_DMC
B06	DMC0_DQ06	D01	DMC0_VREF	E19	DMC1_RZQ	G14	VDD_DMC
B07	DMC0_DQ07	D02	DMC0_DQ15	E20	PC_15	G15	VDD_DMC
B08	DMC0_DQ04	D03	DMC0_BA0	E21	PD_08	G16	VDD_DMC
B09	DMC0_DQ02	D04	DMC0_BA2	E22	PD_14	G17	VDD_DMC
B10	DMC0_DQ00	D05	DMC0_ODT	E23	PD_11	G18	VDD_DMC
B11	DMC1_DQ01	D06	DMC0_UDM	F01	DMC0_A01	G19	VDD_INT
B12	DMC1_DQ02	D07	DMC1_A05	F02	DMC0_A06	G20	PE_04
B13	DMC1_DQ04	D08	DMC1_WE	F03	DMC0_CAS	G21	PE_13
B14	DMC1_DQ05	D09	DMC1_A07	F04	DMC0_A02	G22	PE_01
B15	DMC1_DQ06	D10	DMC1_A02	F05	DMC0_A07	G23	PE_00
B16	DMC1_DQ07	D11	DMC1_BA0	F06	GND	H01	DMC0_A14
B17	DMC1_DQ08	D12	DMC1_A08	F07	VDD_INT	H02	DMC0_A12
B18	DMC1_DQ10	D13	DMC1_CKE	F08	VDD_INT	H03	DMC0_A05

Preliminary Technical Data **ADSP-SC582/583/584/587/589/ADSP-21583/584/587**

Ball No.	Pin Name	Ball No.	Pin Name	Ball No.	Pin Name	Ball No.	Pin Name
H04	DMC0_A00	K05	VDD_INT	M06	VDD_DMC	P07	GND
H05	VDD_INT	K06	VDD_DMC	M07	GND	P08	GND
H06	VDD_DMC	K07	GND	M08	GND	P09	GND
H07	VDD_DMC	K08	GND	M09	GND	P10	GND
H08	VDD_DMC	K09	GND	M10	GND	P11	GND
H09	VDD_DMC	K10	GND	M11	GND	P12	GND
H10	VDD_DMC	K11	GND	M12	GND	P13	GND
H11	VDD_DMC	K12	GND	M13	GND	P14	GND
H12	VDD_DMC	K13	GND	M14	GND	P15	GND
H13	VDD_DMC	K14	GND	M15	GND	P16	GND
H14	VDD_DMC	K15	GND	M16	GND	P17	GND
H15	VDD_DMC	K16	GND	M17	GND	P18	VDD_EXT
H16	VDD_DMC	K17	GND	M18	VDD_EXT	P19	PF_10
H17	VDD_DMC	K18	VDD_EXT	M19	PE_08	P20	PF_08
H18	VDD_DMC	K19	VDD_INT	M20	PE_11	P21	PF_15
H19	VDD_INT	K20	PD_15	M21	PF_03	P22	PF_12
H20	SYS_CLKOUT	K21	PF_11	M22	PF_00	P23	PG_00
H21	PE_12	K22	PF_06	M23	PF_02	R01	SYS_XTAL1
H22	PE_05	K23	PE_10	N01	JTG_TMS	R02	SYS_BMODE1
H23	PE_02	L01	PC_04	N02	JTG_TRST	R03	SYS_BMODE2
J01	DMC0_A15	L02	PC_12	N03	SYS_HWRST	R04	SYS_BMODE0
J02	DMC0_A10	L03	PC_07	N04	PC_03	R05	VDD_INT
J03	DMC0_A08	L04	PC_10	N05	VDD_INT	R06	VDD_EXT
J04	PC_08	L05	VDD_INT	N06	VDD_EXT	R07	GND
J05	VDD_INT	L06	VDD_DMC	N07	GND	R08	GND
J06	VDD_DMC	L07	GND	N08	GND	R09	GND
J07	GND	L08	GND	N09	GND	R10	GND
J08	GND	L09	GND	N10	GND	R11	GND
J09	GND	L10	GND	N11	GND	R12	GND
J10	GND	L11	GND	N12	GND	R13	GND
J11	GND	L12	GND	N13	GND	R14	GND
J12	GND	L13	GND	N14	GND	R15	GND
J13	GND	L14	GND	N15	GND	R16	GND
J14	GND	L15	GND	N16	GND	R17	GND
J15	GND	L16	GND	N17	GND	R18	VDD_EXT
J16	GND	L17	GND	N18	VDD_EXT	R19	VDD_INT
J17	GND	L18	VDD_EXT	N19	VDD_INT	R20	PG_01
J18	VDD_EXT	L19	VDD_INT	N20	PE_15	R21	PG_05
J19	PD_03	L20	PE_03	N21	PF_04	R22	PG_04
J20	PD_07	L21	PF_09	N22	PF_05	R23	PF_13
J21	PF_14	L22	PE_09	N23	PF_07	T01	SYS_CLKIN1
J22	PF_01	L23	PE_14	P01	JTG_TDO	T02	PB_15
J23	PE_07	M01	PC_01	P02	JTG_TDI	T03	GND
K01	DMC0_RESET	M02	PC_05	P03	SYS_FAULT	T04	PB_14
K02	PC_11	M03	PC_02	P04	JTG_TCK	T05	VDD_INT
K03	PC_06	M04	SYS_FAULT	P05	VDD_INT	T06	VDD_EXT
K04	PC_09	M05	VDD_INT	P06	VDD_EXT	T07	GND

# ADSP-SC582/583/584/587/589/ADSP-21583/584/587 Preliminary Technical Data

Ball No.	Pin Name	Ball No.	Pin Name	Ball No.	Pin Name	Ball No.	Pin Name
T08	GND	V10	VDD_EXT	Y12	HADC0_VIN0	AB14	HADC0_VIN3
T09	GND	V11	VDD_EXT	Y13	HADC0_VIN7	AB15	RTC0_XTAL
T10	GND	V12	HADC0_VIN4	Y14	GND	AB16	MLB0_SIGN
T11	GND	V13	VDD_EXT	Y15	PB_05	AB17	MLB0_DATN
T12	GND	V14	VDD_EXT	Y16	PA_14	AB18	MLB0_CLKN
T13	GND	V15	VDD_EXT	Y17	PA_13	AB19	PA_15
T14	GND	V16	VDD_EXT	Y18	PA_12	AB20	PA_11
T15	GND	V17	VDD_EXT	Y19	PA_10	AB21	PA_06
T16	GND	V18	VDD_EXT	Y20	PA_00	AB22	PA_04
T17	GND	V19	VDD_INT	Y21	DAI1_PIN14	AB23	PA_02
T18	VDD_EXT	V20	DAI1_PIN16	Y22	DAI1_PIN17	AC01	GND
T19	VDD_INT	V21	DAI1_PIN06	Y23	DAI1_PIN15	AC02	PCIE0_RXP
T20	DAI1_PIN03	V22	DAI1_PIN12	AA01	PB_08	AC03	PCIE0_RXM
T21	PG_03	V23	DAI1_PIN09	AA02	PB_07	AC04	PCIE0_CLKM
T22	PG_02	W01	PB_12	AA03	DAIO_PIN16	AC05	PCIE0_CLKP
T23	DAI1_PIN01	W02	PB_09	AA04	DAIO_PIN07	AC06	PCIE0_TXP
U01	SYS_XTAL0	W03	DAIO_PIN18	AA05	DAIO_PIN06	AC07	PCIE0_TXM
U02	SYS_RESOUT	W04	DAIO_PIN11	AA06	DAIO_PIN01	AC08	USB1_DM
U03	PC_00	W05	VDD_INT	AA07	PCIE0_REF	AC09	USB1_DP
U04	DAIO_PIN20	W06	VDD_INT	AA08	USB1_VBUS	AC10	USB0_DP
U05	VDD_INT	W07	VDD_PCIE	AA09	USB0_VBUS	AC11	USB0_DM
U06	VDD_EXT	W08	VDD_INT	AA10	TWI1_SCL	AC12	HADC0_VREFP
U07	GND	W09	VDD_INT	AA11	TWI1_SDA	AC13	VDD_HADC
U08	GND	W10	VDD_INT	AA12	HADC0_VIN1	AC14	GND
U09	GND	W11	VDD_INT	AA13	HADC0_VIN5	AC15	RTC0_CLKIN
U10	GND	W12	HADC0_VIN6	AA14	PB_06	AC16	MLB0_SIGP
U11	GND	W13	VDD_INT	AA15	PB_02	AC17	MLB0_DATP
U12	GND	W14	VDD_RTC	AA16	PB_04	AC18	MLB0_CLKP
U13	GND	W15	VDD_INT	AA17	PB_03	AC19	PB_01
U14	GND	W16	VDD_INT	AA18	PB_00	AC20	PA_07
U15	GND	W17	VDD_INT	AA19	PA_09	AC21	PA_08
U16	GND	W18	VDD_INT	AA20	PA_05	AC22	PA_03
U17	GND	W19	VDD_INT	AA21	PA_01	AC23	GND
U18	VDD_EXT	W20	DAI1_PIN20	AA22	DAI1_PIN19		
U19	DAI1_PIN08	W21	DAI1_PIN11	AA23	DAI1_PIN18		
U20	DAI1_PIN07	W22	DAI1_PIN10	AB01	DAIO_PIN15		
U21	DAI1_PIN04	W23	DAI1_PIN13	AB02	DAIO_PIN14		
U22	DAI1_PIN05	Y01	PB_11	AB03	DAIO_PIN09		
U23	DAI1_PIN02	Y02	PB_10	AB04	DAIO_PIN13		
V01	SYS_CLKIN0	Y03	DAIO_PIN17	AB05	DAIO_PIN04		
V02	PB_13	Y04	DAIO_PIN08	AB06	DAIO_PIN02		
V03	DAIO_PIN19	Y05	DAIO_PIN05	AB07	DAIO_PIN03		
V04	DAIO_PIN12	Y06	DAIO_PIN10	AB08	USB_XTAL		
V05	VDD_INT	Y07	USB0_ID	AB09	USB_CLKIN		
V06	VDD_EXT	Y08	VDD_USB	AB10	TWI2_SCL		
V07	VDD_PCIE_RX	Y09	USB0_VBC	AB11	TWI0_SDA		
V08	VDD_PCIE_TX	Y10	TWI0_SCL	AB12	HADC0_VREFN		
V09	VDD_EXT	Y11	TWI2_SDA	AB13	HADC0_VIN2		

**ADSP-SC58x/ADSP-2158x 529-BALL BGA BALL ASSIGNMENTS (ALPHABETICAL BY PIN NAME)**

Pin Name	Ball No.	Pin Name	Ball No.	Pin Name	Ball No.	Pin Name	Ball No.
DAIO_PIN01	AA06	DMC0_A07	F05	DMC1_A02	D10	DMC1_UDQS	A19
DAIO_PIN02	AB06	DMC0_A08	J03	DMC1_A03	C07	DMC1_VREF	A15
DAIO_PIN03	AB07	DMC0_A09	G02	DMC1_A04	C10	DMC1_WE	D08
DAIO_PIN04	AB05	DMC0_A10	J02	DMC1_A05	D07	GND	A01
DAIO_PIN05	Y05	DMC0_A11	G04	DMC1_A06	C11	GND	A23
DAIO_PIN06	AA05	DMC0_A12	H02	DMC1_A07	D09	GND	AC01
DAIO_PIN07	AA04	DMC0_A13	G01	DMC1_A08	D12	GND	AC14
DAIO_PIN08	Y04	DMC0_A14	H01	DMC1_A09	D17	GND	AC23
DAIO_PIN09	AB03	DMC0_A15	J01	DMC1_A10	D19	GND	E06
DAIO_PIN10	Y06	DMC0_BA0	D03	DMC1_A11	D20	GND	E07
DAIO_PIN11	W04	DMC0_BA1	E03	DMC1_A12	C18	GND	E08
DAIO_PIN12	V04	DMC0_BA2	D04	DMC1_A13	C19	GND	E09
DAIO_PIN13	AB04	DMC0_CAS	F03	DMC1_A14	C17	GND	F06
DAIO_PIN14	AB02	DMC0_CK	A04	DMC1_A15	D18	GND	F09
DAIO_PIN15	AB01	DMC0_CKE	C04	DMC1_BA0	D11	GND	F16
DAIO_PIN16	AA03	DMC0_CK	A03	DMC1_BA1	C12	GND	J07
DAIO_PIN17	Y03	DMC0_CS0	C03	DMC1_BA2	D14	GND	J08
DAIO_PIN18	W03	DMC0_DQ00	B10	DMC1_CAS	D15	GND	J09
DAIO_PIN19	V03	DMC0_DQ01	A10	DMC1_CK	A16	GND	J10
DAIO_PIN20	U04	DMC0_DQ02	B09	DMC1_CKE	D13	GND	J11
DAI1_PIN01	T23	DMC0_DQ03	A09	DMC1_CK	A17	GND	J12
DAI1_PIN02	U23	DMC0_DQ04	B08	DMC1_CS0	C14	GND	J13
DAI1_PIN03	T20	DMC0_DQ05	A08	DMC1_DQ00	A12	GND	J14
DAI1_PIN04	U21	DMC0_DQ06	B06	DMC1_DQ01	B11	GND	J15
DAI1_PIN05	U22	DMC0_DQ07	B07	DMC1_DQ02	B12	GND	J16
DAI1_PIN06	V21	DMC0_DQ08	B05	DMC1_DQ03	A11	GND	J17
DAI1_PIN07	U20	DMC0_DQ09	A05	DMC1_DQ04	B13	GND	K07
DAI1_PIN08	U19	DMC0_DQ10	B04	DMC1_DQ05	B14	GND	K08
DAI1_PIN09	V23	DMC0_DQ11	B03	DMC1_DQ06	B15	GND	K09
DAI1_PIN10	W22	DMC0_DQ12	B02	DMC1_DQ07	B16	GND	K10
DAI1_PIN11	W21	DMC0_DQ13	C02	DMC1_DQ08	B17	GND	K11
DAI1_PIN12	V22	DMC0_DQ14	C01	DMC1_DQ09	A18	GND	K12
DAI1_PIN13	W23	DMC0_DQ15	D02	DMC1_DQ10	B18	GND	K13
DAI1_PIN14	Y21	DMC0_LDM	C05	DMC1_DQ11	B19	GND	K14
DAI1_PIN15	Y23	DMC0_LDQS	A07	DMC1_DQ12	B20	GND	K15
DAI1_PIN16	V20	DMC0_LDQS	A06	DMC1_DQ13	A21	GND	K16
DAI1_PIN17	Y22	DMC0_ODT	D05	DMC1_DQ14	B21	GND	K17
DAI1_PIN18	AA23	DMC0_RAS	E02	DMC1_DQ15	A22	GND	L07
DAI1_PIN19	AA22	DMC0_RESET	K01	DMC1_LDM	C15	GND	L08
DAI1_PIN20	W20	DMC0_RZQ	E05	DMC1_LDQS	A13	GND	L09
DMC0_A00	H04	DMC0_UDM	D06	DMC1_LDQS	A14	GND	L10
DMC0_A01	F01	DMC0_UDQS	B01	DMC1_ODT	C13	GND	L11
DMC0_A02	F04	DMC0_UDQS	A02	DMC1_RAS	D16	GND	L12
DMC0_A03	G03	DMC0_VREF	D01	DMC1_RESET	C06	GND	L13
DMC0_A04	E01	DMC0_WE	E04	DMC1_RZQ	E19	GND	L14
DMC0_A05	H03	DMC1_A00	C08	DMC1_UDM	C16	GND	L15
DMC0_A06	F02	DMC1_A01	C09	DMC1_UDQS	A20	GND	L16

# ADSP-SC582/583/584/587/589/ADSP-21583/584/587 Preliminary Technical Data

Pin Name	Ball No.	Pin Name	Ball No.	Pin Name	Ball No.	Pin Name	Ball No.
GND	L17	GND	T09	PA_06	AB21	PC_15	E20
GND	M07	GND	T10	PA_07	AC20	PD_00	B22
GND	M08	GND	T11	PA_08	AC21	PD_01	C21
GND	M09	GND	T12	PA_09	AA19	PD_02	F21
GND	M10	GND	T13	PA_10	Y19	PD_03	J19
GND	M11	GND	T14	PA_11	AB20	PD_04	B23
GND	M12	GND	T15	PA_12	Y18	PD_05	C23
GND	M13	GND	T16	PA_13	Y17	PD_06	C22
GND	M14	GND	T17	PA_14	Y16	PD_07	J20
GND	M15	GND	U07	PA_15	AB19	PD_08	E21
GND	M16	GND	U08	PB_00	AA18	PD_09	D23
GND	M17	GND	U09	PB_01	AC19	PD_10	D22
GND	N07	GND	U10	PB_02	AA15	PD_11	E23
GND	N08	GND	U11	PB_03	AA17	PD_12	F23
GND	N09	GND	U12	PB_04	AA16	PD_13	F22
GND	N10	GND	U13	PB_05	Y15	PD_14	E22
GND	N11	GND	U14	PB_06	AA14	PD_15	K20
GND	N12	GND	U15	PB_07	AA02	PE_00	G23
GND	N13	GND	U16	PB_08	AA01	PE_01	G22
GND	N14	GND	U17	PB_09	W02	PE_02	H23
GND	N15	GND	Y14	PB_10	Y02	PE_03	L20
GND	N16	HADC0_VIN0	Y12	PB_11	Y01	PE_04	G20
GND	N17	HADC0_VIN1	AA12	PB_12	W01	PE_05	H22
GND	P07	HADC0_VIN2	AB13	PB_13	V02	PE_06	F20
GND	P08	HADC0_VIN3	AB14	PB_14	T04	PE_07	J23
GND	P09	HADC0_VIN4	V12	PB_15	T02	PE_08	M19
GND	P10	HADC0_VIN5	AA13	PCIE0_CLKM	AC04	PE_09	L22
GND	P11	HADC0_VIN6	W12	PCIE0_CLKP	AC05	PE_10	K23
GND	P12	HADC0_VIN7	Y13	PCIE0_REF	AA07	PE_11	M20
GND	P13	HADC0_VREFN	AB12	PCIE0_RXM	AC03	PE_12	H21
GND	P14	HADC0_VREFP	AC12	PCIE0_RXP	AC02	PE_13	G21
GND	P15	JTG_TCK	P04	PCIE0_TXM	AC07	PE_14	L23
GND	P16	JTG_TDI	P02	PCIE0_TXP	AC06	PE_15	N20
GND	P17	JTG_TDO	P01	PC_00	U03	PF_00	M22
GND	R07	JTG_TMS	N01	PC_01	M01	PF_01	J22
GND	R08	JTG_TRST	N02	PC_02	M03	PF_02	M23
GND	R09	MLB0_CLKN	AB18	PC_03	N04	PF_03	M21
GND	R10	MLB0_CLKP	AC18	PC_04	L01	PF_04	N21
GND	R11	MLB0_DATN	AB17	PC_05	M02	PF_05	N22
GND	R12	MLB0_DATP	AC17	PC_06	K03	PF_06	K22
GND	R13	MLB0_SIGN	AB16	PC_07	L03	PF_07	N23
GND	R14	MLB0_SIGP	AC16	PC_08	J04	PF_08	P20
GND	R15	PA_00	Y20	PC_09	K04	PF_09	L21
GND	R16	PA_01	AA21	PC_10	L04	PF_10	P19
GND	R17	PA_02	AB23	PC_11	K02	PF_11	K21
GND	T03	PA_03	AC22	PC_12	L02	PF_12	P22
GND	T07	PA_04	AB22	PC_13	C20	PF_13	R23
GND	T08	PA_05	AA20	PC_14	D21	PF_14	J21

Preliminary Technical Data **ADSP-SC582/583/584/587/589/ADSP-21583/584/587**

Pin Name	Ball No.	Pin Name	Ball No.	Pin Name	Ball No.	Pin Name	Ball No.
PF_15	P21	VDD_DMC	G16	VDD_INT	E12	VDD_INT	W17
PG_00	P23	VDD_DMC	G17	VDD_INT	E13	VDD_INT	W18
PG_01	R20	VDD_DMC	G18	VDD_INT	E14	VDD_INT	W19
PG_02	T22	VDD_DMC	H06	VDD_INT	E15	VDD_PCIE	W07
PG_03	T21	VDD_DMC	H07	VDD_INT	E16	VDD_PCIE_RX	V07
PG_04	R22	VDD_DMC	H08	VDD_INT	E17	VDD_PCIE_TX	V08
PG_05	R21	VDD_DMC	H09	VDD_INT	E18	VDD_RTC	W14
RTC0_CLKIN	AC15	VDD_DMC	H10	VDD_INT	F07	VDD_USB	Y08
RTC0_XTAL	AB15	VDD_DMC	H11	VDD_INT	F08		
SYS_BMODE0	R04	VDD_DMC	H12	VDD_INT	F10		
SYS_BMODE1	R02	VDD_DMC	H13	VDD_INT	F11		
SYS_BMODE2	R03	VDD_DMC	H14	VDD_INT	F12		
SYS_CLKIN0	V01	VDD_DMC	H15	VDD_INT	F13		
SYS_CLKIN1	T01	VDD_DMC	H16	VDD_INT	F14		
SYS_CLKOUT	H20	VDD_DMC	H17	VDD_INT	F15		
SYS_FAULT	P03	VDD_DMC	H18	VDD_INT	F17		
<u>SYS_FAULT</u>	M04	VDD_DMC	J06	VDD_INT	F18		
<u>SYS_HWRST</u>	N03	VDD_DMC	K06	VDD_INT	F19		
<u>SYS_RESOUT</u>	U02	VDD_DMC	L06	VDD_INT	G05		
SYS_XTAL0	U01	VDD_DMC	M06	VDD_INT	G19		
SYS_XTAL1	R01	VDD_EXT	J18	VDD_INT	H05		
TWI0_SCL	Y10	VDD_EXT	K18	VDD_INT	H19		
TWI0_SDA	AB11	VDD_EXT	L18	VDD_INT	J05		
TWI1_SCL	AA10	VDD_EXT	M18	VDD_INT	K05		
TWI1_SDA	AA11	VDD_EXT	N06	VDD_INT	K19		
TWI2_SCL	AB10	VDD_EXT	N18	VDD_INT	L05		
TWI2_SDA	Y11	VDD_EXT	P06	VDD_INT	L19		
USB0_DM	AC11	VDD_EXT	P18	VDD_INT	M05		
USB0_DP	AC10	VDD_EXT	R06	VDD_INT	N05		
USB0_ID	Y07	VDD_EXT	R18	VDD_INT	N19		
USB0_VBC	Y09	VDD_EXT	T06	VDD_INT	P05		
USB0_VBUS	AA09	VDD_EXT	T18	VDD_INT	R05		
USB1_DM	AC08	VDD_EXT	U06	VDD_INT	R19		
USB1_DP	AC09	VDD_EXT	U18	VDD_INT	T05		
USB1_VBUS	AA08	VDD_EXT	V06	VDD_INT	T19		
USB_CLKIN	AB09	VDD_EXT	V09	VDD_INT	U05		
USB_XTAL	AB08	VDD_EXT	V10	VDD_INT	V05		
VDD_DMC	G06	VDD_EXT	V11	VDD_INT	V19		
VDD_DMC	G07	VDD_EXT	V13	VDD_INT	W05		
VDD_DMC	G08	VDD_EXT	V14	VDD_INT	W06		
VDD_DMC	G09	VDD_EXT	V15	VDD_INT	W08		
VDD_DMC	G10	VDD_EXT	V16	VDD_INT	W09		
VDD_DMC	G11	VDD_EXT	V17	VDD_INT	W10		
VDD_DMC	G12	VDD_EXT	V18	VDD_INT	W11		
VDD_DMC	G13	VDD_HADC	AC13	VDD_INT	W13		
VDD_DMC	G14	VDD_INT	E10	VDD_INT	W15		
VDD_DMC	G15	VDD_INT	E11	VDD_INT	W16		

## CONFIGURATION OF THE 529-BALL CSP\_BGA

Figure 80 shows an overview of signal placement on the 529-ball CSP\_BGA.





Figure 80. 529-Ball CSP\_BGA Configuration

## OUTLINE DIMENSIONS

Dimensions for the 19 mm × 19 mm 349-ball CSP\_BGA package in [Figure 81](#) are shown in millimeters.




COMPLIANT TO JEDEC STANDARDS MO-275-PPAB-2.

Figure 81. 349-Ball Chip Scale Package Ball Grid Array [CSP\_BGA]  
(BC-349-1)

Dimensions shown in millimeters

# ADSP-SC582/583/584/587/589/ADSP-21583/584/587 Preliminary Technical Data

Dimensions for the 19 mm × 19 mm 529-ball CSP\_BGA package in Figure 82 are shown in millimeters.



COMPLIANT TO JEDEC STANDARDS MO-275-RRAB-2.

Figure 82. 529-Ball Chip Scale Package Ball Grid Array [CSP\_BGA] (BC-529-1)  
Dimensions shown in millimeters

## SURFACE-MOUNT DESIGN

Table 102 is provided as an aid to PCB design. For industry-standard design recommendations, refer to IPC-7351, *Generic Requirements for Surface-Mount Design and Land Pattern Standard*.

Table 102. CSP\_BGA Data for Use with Surface-Mount Design

Package	Package Ball Attach Type	Package Solder Mask Opening	Package Ball Pad Size
BC-349-1	Solder Mask Defined	0.4 mm Diameter	0.5 mm Diameter
BC-529-1	Solder Mask Defined	0.4 mm Diameter	0.5 mm Diameter

**ORDERING GUIDE**

<b>Model<sup>1</sup></b>	<b>Processor Instruction Rate (Max)</b>	<b>Temperature Range<sup>2, 3</sup></b>	<b>Package Description</b>	<b>Package Option</b>
ADSP-SC584-ENG	450 MHz	NA	349-Ball Chip Scale Package Ball Grid Array	BC-349-1
ADSP-SC589-ENG	450 MHz	NA	529-Ball Chip Scale Package Ball Grid Array	BC-529-1
ADSP-21583-ENG	450 MHz	NA	349-Ball Chip Scale Package Ball Grid Array	BC-349-1

<sup>1</sup>Z =RoHS compliant part.

<sup>2</sup>Referenced temperature is ambient temperature. The ambient temperature is not a specification. Please see [Operating Conditions on Page 80](#) for the junction temperature (T<sub>j</sub>) specification which is the only temperature specification.

<sup>3</sup>These are pre production parts. See ENG-Grade agreement for details.

