	DELIVERY SPECIFICATIONS			
(Orderer (Customer) Part Number Panasonic Global Part Number	AN44066A-VF		
	Vendor Issue Number	1203029		
	Confirmation of Security Control We confirm and certify that the products of these specific below). "Military Purpose" in this statement means the de without limitation nuclear weapons, biological weapons,	cations shall not be supplied so as to be used for Military Purpose (defined herein esign, development, manufacture, storage or use of any weapons, including chemical weapons and missiles.		
ORDERER (CUSTOMER)	Receipt Date: / /			
VENDOR	"Changes in the description of Delivery Specifications" according to advance consultation.	and "changes that affect performance, quality or environment" are implemented パナソニック株式会社 2012. 3.12 デバイス社		
	Issuance Date: / /	半導体事業グループ 汎用LSI BU SMART Puniness distraction S423140-09#01		

Request for your special attention and precautions in using the technical information and semiconductors described in this book

(1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with

regard to security export control, must be observed. (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information de-scribed in this book.

(3) The products described in this book are intended to be used for general applications (such as

office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book.

Consult our sales staff in advance for information on the following applications:

• Special applications (such as for airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body. It is to be understood that our company shall not be held responsible for any damage incurred as a

result of or in connection with your using the products described in this book for any special application, unless our company agrees to your using the products in this book for any special

application.

(4) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Other-wise, we will not be liable for any defect which may arise later in your equipment.

Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.

(5) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.

(6) This book may be not reprinted or reproduced whether wholly or partially, without the prior written

permission of our company.

Reprint from WARNING LABEL STANDARDS SC3-11-00007

This delivery specifications may include old company names such as "Matsushita Electronics Corporation" or "Semiconductor Company, Matsushita Electric Industrial Co., Ltd. ""Semiconductor Company, Panasonic Corporation "Please interpret these old company names as Industrial Devices Company, Panasonic Corporation" as of January 1, 2012.

Regulations No.: IC3F5211

Total Pages	Page
37	1

Product Standards

Part No.	AN44066A
Package Code No.	SSOP032-P-0300B

Semiconductor Company Matsushita Electric Industrial Co., Ltd.

Established by	Applied by	Checked by	Prepared by
H. Shidooka	M.Hiramatsu	Y.Kakizaki	T.Iwami

2008-04-11	
Established	Revised

AN44066A			
Total Pages	Page		
37	2		

Contents

■ Overview	3
■ Features	3
■ Applications	3
■ Package	3
■ Type	3
■ Application Circuit Example	4
■ Block Diagram	5
■ Pin Descriptions	6
■ Absolute Maximum Ratings	7
■ Operating Supply Voltage Range	7
■ Allowable Current and Voltage Range	8
■ Electrical Characteristics	g
■ Electrical Characteristics (Reference values for design)	11
■ Test Circuit Diagram	. 12
■ Electrical Characteristics Test Procedures	. 16
■ Technical Data	. 21
• I/O block circuit diagrams and pin function descriptions	21
Control Mode	26
■ Usage Notes	31
Special attention and precaution in using	31
Notes of Power LSI	32

2000 04 44	
2008-04-11	
Established	Revised

AN44066A			
Total Pages	Page		
37	3		

AN44066A

Driver IC for Stepping Motor

■ Overview

AN44066A is a two channels H-bridge driver IC. Bipolar stepping motor can be controlled by this single driver IC. 2-phase, half-step, 1-2 phase, W1-2 phase can be selected.

■ Features

- 2-phase input control by rationalization of interface (2-phase excitation, half-step, and 1-2 phase excitation enabled)
- 4-phase input control (W1-2 phase excitation enabled)
- Built-in CR chopping (with frequency selected)
- Built-in standby function
- Built-in thermal protection and low voltage detection circuit
- Built-in 5 V power supply

Applications

• IC for stepping motor drives

■ Package

• 32 pin Plastic Shrink Small Outline Package (SSOP Type)


■ Type

• Bi-CDMOS IC

2008-04-11	
Established	Revised

AN44066A			
Total Pages	Page		
37	4		


■ Application Circuit Example



Note) • This application circuit is shown as an example but does not guarantee the design for mass production set.

AN44066A					
Total Pages Page					
37	5				

■ Block Diagram



Note) This block diagram is for explaining functions. The part of the block diagram may be omitted, or it may be simplified.

2008-04-11	
Established	Revised

AN44066A					
Total Pages Page					
37	6				

■ Pin Descriptions

Pin No.	Pin name	Туре	Description
1	VM1	Power supply	Motor power supply 1
2	N.C.	_	N.C.
3	BOUT2	Output	Phase B motor drive output 2
4	N.C.	_	N.C.
5	RCSB	Input / Output	Phase B current detection
6	N.C.	_	N.C.
7	BOUT1	Output	Phase B motor drive output 1
8	N.C.	_	N.C.
9	AOUT2	Output	Phase A motor drive output 2
10	N.C.	_	N.C.
11	RCSA	Input / Output	Phase A current detection
12	N.C.	_	N.C.
13	AOUT1	Output	Phase A motor drive output 1
14	N.C.	_	N.C.
15	VM2	Power supply	Motor power supply 2
16	VPUMP	Output	Charge Pump circuit output
17	BC2	Output	Charge Pump capacitor connection 2
18	BC1	Output	Charge Pump capacitor connection 1
19	VREFA	Input	Phase A torque reference voltage input
20	VREFB	Input	Phase B torque reference voltage input
21	S5VOUT	Output	Internal reference voltage (5 V output)
22	STBY	Input	Standby setting
23	GND	Ground	Signal ground
24	PWMSW	Input	PWM frequency selection input
25	PHA1	Input	Phase A phase selection input
26	PHB1	Input	Phase B phase selection input
27	IN0	Input	Phase A output torque control 1
28	IN1	Input	Phase A output torque control 2
29	IN2	Input	Phase B output torque control 1
30	IN3	Input	Phase B output torque control 2
31	ENABLEA	Input	Phase A/B start/stop signal input
32	TJMON	Output	VBE monitor

2008-04-11	
Established	Revised

AN44066A					
Total Pages Page					
37	7				

■ Absolute Maximum Ratings

Note) Absolute maximum ratings are limit values which are not destructed, and are not the values to which operation is guaranteed.

	<u> </u>				
A No.	Parameter	Symbol	Rating	Unit	Note
1	Supply voltage (Pin 1, 15)	V_{M}	37	V	*1
2	Power dissipation	P_{D}	0.427	W	*2
3	Operating ambient temperature	$T_{ m opr}$	-20 to +70	°C	*3
4	Storage temperature	$T_{ m stg}$	-55 to +150	°C	*3
5	Output pin voltage (Pin 3, 7, 9, 13)	V _{OUT}	37	V	*4
6	Motor drive current (Pin 3, 7, 9, 13)	I _{OUT}	±0.8	A	*4
7	Flywheel diode current (Pin 3, 7, 9, 13)	I_{f}	0.8	A	*4

Notes)*1: The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.

- *2: The power dissipation shown is the value at $T_a = 70^{\circ}$ C for the independent (unmounted) IC package without a heat sink. When using this IC, refer to the P_D - T_a diagram of the package standard and design the heat radiation with sufficient margin so that the allowable value might not be exceeded based on the conditions of power supply voltage, load, and ambient temperature.
- *3: Except for the power dissipation, operating ambient temperature, and storage temperature, all ratings are for $T_a = 25^{\circ}$ C.
- *4: Do not apply external currents or voltages to any pin not specifically mentioned.

 For the circuit currents, "+" denotes current flowing into the IC, and "·" denotes current flowing out of the IC.

■ Operating Supply Voltage Range

Parameter	Symbol	Range	Unit	Note
Operating supply voltage range	V _M	10.0 to 34.0	V	*

Note) *: The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.

2008-04-11	
Established	Revised

AN44066A					
Total Pages Page					
37	8				

■ Allowed Voltage and Current Ranges

Notes) • Rating Voltage is voltage of pin on GND

- Do not apply current or voltage from outside to any pin not listed above.
- ullet For the circuit currents, "+" denotes current flowing into the IC, and " \cdot " denotes current flowing out of the IC.

Pin No.	Pin name	Rating	Unit	Note
5	RCSB	2.5	V	_
11	RCSA	2.5	V	_
16	VPUMP	$(V_{\rm M}-1)$ to 43	V	*1
17	BC2	$(V_{\rm M} - 1)$ to 43	V	*1
18	BC1	$V_{M} + 0.3$	V	*1
19	VREFA	-0.3 to 6	V	_
20	VREFB	-0.3 to 6	V	_
22	STBY	-0.3 to 6	V	_
24	PWMSW	-0.3 to 6	V	_
25	PHA1	-0.3 to 6	V	_
26	PHB1	-0.3 to 6	V	_
27	IN0	-0.3 to 6	V	_
28	IN1	-0.3 to 6	V	_
29	IN2	-0.3 to 6	V	_
30	IN3	-0.3 to 6	V	_
31	ENABLEA	-0.3 to 6	V	_

Pin No.	Pin name	Rating	Unit	Note
21	S5VOUT	-5 to 0	mA	*1 *2

Notes) *1 : Do not apply external voltages to this pin. Set not to exceed allowable range at any time.

^{*2 :} This is the rating under the condition that V_M is used in the range between 16 V and 34 V. When V_M is used in the range between 10 V and 16 V, the rating is -1.4 mA to 0.

AN44	-066A
Total Pages	Page
37	9

■ Electrical Characteristics at $V_M = 24 \text{ V}$ Note) $T_a = 25 \text{ }^{\circ}\text{C} \pm 2 \text{ }^{\circ}\text{C}$ unless otherwise specified.

В	Demonstra	O	Test	O and distance		Limits		1.1	NI-4-
No.	Parameter	Symbol	circuits	Conditions	Min	Тур	Max	Unit	Note
Powe	er Block								
1	High-level output saturation voltage	V _{OH}	3	$I_{IN} = -0.5 \text{ A}$	V _M – 0.47	V _M - 0.31	_	v	
2	Low-level output saturation voltage	V _{OL}	3	$I_{IN} = 0.5 A$	_	0.47	0.71	V	_
3	Flywheel diode forward voltage	V _{DI}	4	$I_{IN} = \pm 0.5 \text{ A}$	0.5	1.0	1.5	V	_
4	Output leakage current	I _{LEAK}	1	$V_{M} = 37 \text{ V}, V_{RCS} = 0 \text{ V}$	_	10	20	μΑ	_
5	Supply current (at when only control system and charge Pump circuit are ON)	I_{M}	1	ENABLEA = 3.3 V STBY = 0 V	_	5.4	8.2	mA	_
6	Supply current (at standby mode)	I _{STBY}	1	STBY = 2.1 V	_	120	190	μΑ	_
I/O B	lock				!			•	•
7	High-level IN input voltage	V _{INH}	1	_	2.2	_	5.5	V	_
8	Low-level IN input voltage	V _{INL}	1	_	0	_	0.6	V	_
9	High-level IN input current	I_{INH}	1	IN0 = IN1 = IN2 = IN3 = 5 V	-10		10	μΑ	
10	Low-level IN input current	I _{INL}	1	IN0 = IN1 = IN2 = IN3 = 0 V	-15		15	μΑ	_
11	High-level PHA1/PHB1 input voltage	V_{PHAH} V_{PHBH}	1	_	2.2	_	5.5	V	_
12	Low-level PHA1/PHB1 input voltage	$egin{array}{c} egin{array}{c} egin{array}{c} V_{PHAL} \ V_{PHBL} \end{array}$	1	_	0	_	0.6	v	_
13	High-level PHA1/PHB1 input current	$I_{\rm PHAH} \\ I_{\rm PHBH}$	1	PHA1 = PHB1 = 3.3 V	16.5	33	66	μΑ	_
14	Low-level PHA1/PHB1 input current	$I_{ m PHAL}$ $I_{ m PHBL}$	1	PHA1 = PHB1 = 0 V	-15		15	μΑ	_
15	High-level ENABLEA input voltage	V _{ENABLEAH}	1	_	2.2	_	5.5	V	_
16	Low-level ENABLEA input voltage	V _{ENABLEAL}	1	_	0	_	0.6	V	_
17	High-level ENABLEA input current	I _{ENABLEAH}	1	ENABLEA = 5 V	-10		10	μΑ	_
18	Low-level ENABLEA input current	I _{ENABLEAL}	1	ENABLEA = 0 V	-15		15	μΑ	_
19	High-level PWMSW input voltage	V _{PWMSWH}	2	_	2.2	_	5.5	V	_
20	Low-level PWMSW input voltage	V _{PWMSWL}	2	_	0	_	0.6	V	_
21	High-level PWMSW input current	I _{PWMSWH}	1	PWMSW = 3.3 V	8	16.5	33	μΑ	_
22	Low-level PWMSW input current	I_{PWMSWL}	1	PWMSW = 0 V	-15		15	μΑ	_
23	High-level STBY input voltage	V _{STBYH}	1	_	2.1	_	5.5	V	
24	Low-level STBY input voltage	V _{STBYL}	1	_	0	_	0.6	V	
25	High-level STBY input current	I_{STBYH}	1	STBY = 5 V	_	30	45	μΑ	
26	Low-level STBY input current	I_{STBYL}	1	STBY = 0 V	-2		2	μΑ	

AN44	066A
Total Pages	Page
37	10

■ Electrical Characteristics (continued) at $V_M = 24 \text{ V}$ Note) $T_a = 25 \text{ }^{\circ}\text{C} \pm 2 \text{ }^{\circ}\text{C}$ unless otherwise specified.

В	Davamatar	Current ed	Test	Conditions		Limits		Unit	Note
No.	Parameter	Symbol	circuits	Conditions	Min	Тур	Max	Unit	Note
Torq	ue Control Block								
27	Input bias current	${\rm I_{REFA}}\\{\rm I_{REFB}}$	1	$V_{REFA} = 5 V$ $V_{REFB} = 5 V$	83.3	100	125	μΑ	_
28	PWM frequency1	f_{PWM1}	2	PWMSW = 0.6 V	34	52	70	kHz	_
29	PWM frequency2	f_{PWM2}	2	PWMSW = 2.2 V	17	26	35	kHz	_
30	Pulse blanking time	T_{B}	2	$V_{REFA} = V_{REFB} = 0 V$	0.38	0.75	1.12	μs	_
31	Comp threshold H (100%)	VT_H	1	$V_{REFA} = V_{REFB} = 3.3 \text{ V}$ IN0 = IN1 = 0.6 V IN2 = IN3 = 0.6 V	627	660	693	mV	_
32	Comp threshold C (67%)	VT _C	1	V _{REFA} = V _{REFB} = 3.3 V IN0 = 2.2 V, IN1 = 0.6 V IN2 = 2.2 V, IN3 = 0.6 V	410	440	470	mV	_
33	Comp threshold L (33%)	VT_L	1	V _{REFA} = V _{REFB} = 3.3 V IN0 = 0.6 V, IN1 = 2.2 V IN2 = 0.6 V, IN3 = 2.2 V	200	220	240	mV	_
Refe	rence Voltage Block								
34	Reference voltage	V _{S5VOUT}	1	$I_{SSVOUT} = 0 \text{ mA}$	4.5	5.0	5.5	V	
35	Output impedance	Z_{S5VOUT}	1	$I_{SSVOUT} = -1.5 \text{ mA}, -3.5 \text{ mA}$	_	18	27	Ω	_

2008-04-11	
	
Established	Revised

AN44	066A
Total Pages	Page
37	11

■ Electrical Characteristics (Reference values for design) at V_M = 24 V

Notes) $T_a = 25^{\circ}C \pm 2^{\circ}C$ unless otherwise specified.

The characteristics listed below are reference values derived from the design of the IC and are not guaranteed by inspection.


If a problem does occur related to these characteristics, we will respond in good faith to user concerns.

В	Devenuetor	Current ed	Test	Conditions	Refe	rence v	alues	- Unit	Note
No.	Parameter	Symbol	circuits	Conditions	Min	Тур	Max	Unit	note
Outp	ut Drivers								
36	Output slew rate 1	VT_r	_	Output voltage rising edge	_	270		V/µs	_
37	Output slew rate 2	VT_f	_	Output voltage falling edge	_	330	_	V/µs	_
38	Dead time	T_{D}	_	_	_	2.8	_	μs	_
Therr	mal Protection								
39	Thermal protection operating temperature	TSD_{on}	_	_	_	150		°C	_
40	Thermal protection hysteresis width	ΔTSD	_	_	_	40		°C	_
VRE	F Block						•		
41	Input impedance	$Z_{ m VREFA} \ Z_{ m VREFB}$	_	$V_{REFA} = 5 V$ $V_{REFB} = 5 V$	40	50	60	kΩ	_
42	Input impedance precision	_	_	_	-20	_	20	%	_
I/O B	lock								
43	High-level PHA1/PHB1 input current 2	I_{PHAH2} I_{PHBH2}		PHA1 = PHB1 = 5 V	_	68		μА	*1
44	High-level PWMSW input current 2	$I_{PWMSWH2}$		PWMSW = 5 V		42		μΑ	*1

Note) *1 : Refer to the "Usage Notes" (P.35) for the input current characteristics about PHA1, PHB1, PWMSW.

AN44	-066A
Total Pages	Page
37	12


■ Test Circuit Diagram



2008-04-11	
Established	Revised

AN44066A						
Total Pages Page						
37	13					


■ Test Circuit Diagram (continued)



2008-04-11	
Established	Revised

AN44066A						
Total Pages Page						
37	14					

■ Test Circuit Diagram (continued)




2008-04-11	
Established	Revised

Product	Standards
rioduct	Stariuarus

AN44066A						
Total Pages Page						
37	15					

■ Test Circuit Diagram (continued)



2008-04-11	
Established	Revised

AN44066A						
Total Pages Page						
37	16					

■ Electrical Characteristics Test Procedures


Manageria		Rela	ay Co	onditi	ions	Voltage Conditions											
No.	Measuring Pin	S1 S3	S2 S4	S5	S6	V _{SPHA1}	V _{SIN0} V _{SIN2}	V _{SIN1}	V _{SENA}	V _{PWMSW}	V _{SRCSA}	V _{SA2} V _{SB2}	V _{SA1} V _{SB1}	V _M	V _{STBY}	I _{S5VOUT}	V _{SREFA}
	3, 7, 9, 13	1	1	1	OFF	0 V	0 V	0 V	5 V	3.3 V	0 V	0 V	0 V	37 V	0 V	Hi-Z	2.5 V
4	7, 13	1	1	1	OFF	5 V	0 V	0 V	0 V	3.3 V	0 V	Hi-Z	37 V	37 V	0 V	Hi-Z	2.5 V
	3, 9	1	1	1	OFF	0 V	0 V	0 V	0 V	3.3 V	0 V	37 V	Hi-Z	37 V	0 V	Hi-Z	2.5 V
10 14 18 22 26	22, 24, 25, 26, 27, 28, 29, 30, 31	1	1	2	ON	0 V	0 V	0 V	0 V	0 V	0 V	Hi-Z	Hi-Z	24 V	0 V	Hi-Z	5 V
27	19, 20	1	1	1	OFF	0 V	0 V	0 V	0 V	3.3 V	0 V	Hi-Z	Hi-Z	24 V	0 V	Hi-Z	5 V
34	21	1	1	2	ON	3.3 V	0 V	0V	0 V	3.3 V	0 V	Hi-Z	Hi-Z	24 V	0.6 V	Hi-Z	5 V
35	21	1	1	2	ON	3.3 V	0 V	0 V	0 V	3.3 V	0 V	Hi-Z	Hi-Z	24 V	0.6 V	-1.5 - 3.5 mA	5 V
5 24	1, 15, 22	1	1	2	ON	3.3 V	0 V	0 V	3.3 V	3.3 V	0 V	Hi-Z	Hi-Z	24 V	0.6 V	Hi-Z	5 V
9 17	27, 28, 29 30, 31	1	1	2	ON	5 V	5 V	5 V	5 V	5 V	0 V	Hi-Z	Hi-Z	24 V	0 V	Hi-Z	5 V
13 21	24, 25, 26	1	1	2	ON	3.3 V	5 V	5 V	5 V	3.3 V	0 V	Hi-Z	Hi-Z	24 V	0 V	Hi-Z	5 V
25	22	1	1	2	ON	3.3 V	5 V	5 V	5 V	3.3 V	0 V	Hi-Z	Hi-Z	24 V	5 V	Hi-Z	5 V
6 23	1, 15, 22	1	1	2	ON	5 V	5 V	5 V	5 V	5 V	0 V	Hi-Z	Hi-Z	24 V	2.1 V	Hi-Z	5 V
11	3, 7, 9, 13	3	3	2	ON	2.2 V	0.6 V	2.2 V	0.6 V	3.3 V	0 V	Hi-Z	Hi-Z	24 V	0.6 V	Hi-Z	5 V
12	3, 7, 9, 13	3	3	2	ON	0.6 V	2.2 V	0.6 V	0.6 V	3.3 V	0 V	Hi-Z	Hi-Z	24 V	0.6 V	Hi-Z	5 V
15	3, 7, 9, 13	3	3	2	ON	0.6 V	*1	*1	0.6 V	3.3 V	0 V	Hi-Z	Hi-Z	24 V	0.6 V	Hi-Z	5 V
16	3, 7, 9, 13	3	3	2	ON	0.6 V	*1	*1	2.2 V	3.3 V	0 V	Hi-Z	Hi-Z	24 V	0.6 V	Hi-Z	5 V
8 31	3, 9	2	2	1	OFF	3.3 V	0.6 V	0.6 V	0 V	3.3 V	0 V ↓ 1 V	Hi-Z	Hi-Z	24 V	0 V	Hi-Z	3.3 V
7 8 32	3, 9	2	2	1	OFF	3.3 V	2.2 V	0.6 V	0 V	3.3 V	0 V ↓ 1 V	Hi-Z	Hi-Z	24 V	0 V	Hi-Z	3.3 V
7 8 33	3, 9	2	2	1	OFF	3.3 V	0.6 V	2.2 V	0 V	3.3 V	0 V ↓ 1 V	Hi-Z	Hi-Z	24 V	0 V	Hi-Z	3.3 V

 $Note)*1: Refer to the "Electrical Characteristics Test Procedures" (P.18) for the input voltage of V_{SIN0}, V_{SIN1}, V_{SIN2}, V_{SIN3} (No.15, No.16). V_{SIN2}, V_{SIN2}, V_{SIN2}, V_{SIN3}, V_{SIN2}, V_{SIN3}, V_{SIN2}, V_{SIN3}, V_{SIN2}, V_{SIN3}, V_{SIN2}, V_{SIN3}, $V_{SIN3}$$

AN44066A							
Total Pages Page							
37	17						

■ Electrical Characteristics Test Procedures (continued)

- 1. Test Circuit 1(continued)
 - 7) High-level IN input voltage V_{INH}
 - 8) Low-level IN input voltage V_{INL}
 - 31) Comp threshold H (100%) VT_H
 - 32) Comp threshold C (67%) VT_C
 - 33) Comp threshold L (33%) VT_I



Perform RCS voltage sweeping and measure the threshold voltages on the output pins respectively.


Region A: Always high-level output

Region B: High-level output with the duty kept to a

minimum

No.	Measuring		Voltage C	Conditions		- Status
INO.	Pin	V _{SIN0}	V _{SIN1}	V _{SIN2}	V _{SIN3}	Status
8, 31	AOUT2 / BOUT2	0.6 V	0.6 V	0.6V	0.6 V	Measure the V_{AOUT2}/V_{BOUT2} threshold voltage.
7, 8, 32	AOUT2 / BOUT2	2.2 V	0.6 V	2.2 V	0.6 V	Measure the V_{AOUT2}/V_{BOUT2} threshold voltage.
7, 8, 33	AOUT2 / BOUT2	0.6 V	2.2 V	0.6 V	2.2 V	Measure the V_{AOUT2}/V_{BOUT2} threshold voltage.

- 11) High-level PHA1/PHB1 input voltage V_{PHAH} , V_{PHBH}
- 12) Low-level PHA1/PHB1 input voltage V_{PHAL}, V_{PHBL}



Measure the AOUT1/BOUT1 voltage and AOUT2/BOUT2 voltage with the input voltage set to high level and low level respectively.


Measuring Pin	Voltage Conditions	Status
weasuning Fin	V _{SPHA1} / V _{SPHB1}	Status
AOUT1 /BOUT1	0.6 V	Low-level output
AOUT2 /BOUT2	0.6 V	High-level output
AOUT1 /BOUT1	2.2 V	High-level output
AOUT2 /BOUT2	2.2 V	Low-level output

2008-04-11	
Established	Revised

AN44	-066A
Total Pages	Page
37	18

■ Electrical Characteristics Test Procedures (continued)


- 1. Test Circuit 1(continued)
 - 15) High-level ENABLEA input voltage $V_{ENABLEAH}$
 - 16) Low-level ENABLEA input voltage V_{ENABLEAL}



Set to $V_{SPHA1}/V_{SPHB1}=0.6\ V$ and check that the threshold voltage is in the specification range (SPEC) under the following condition

V _{SENA}	V _{SIN0}	V _{SIN1}	V _{SIN2}	V _{SIN3}	V _{AOUT1} / V _{BOUT1}	V _{AOUT2} / V _{BOUT2}
0.6 V	0 V	0 V	0 V	0 V	0 V	24 V
2.2 V	0.6 V	0.6 V	2.2 V	0.6 V	12 V	12 V

35) Output impedance Z_{S5VOUT}



$$Z_{SSVOUT} = \frac{V_A - V_B}{2 \text{ mA}}$$

2008-04-11	
Established	Revised


AN44	-066A
Total Pages	Page
37	19

■ Electrical Characteristics Test Procedures (continued)

- 2. Test Circuit 2
 - 19) High-level PWMSW input voltage V_{PWMSWH}
 - 20) Low-level PWMSW input voltage V_{PWMSWL}
 - 28) PWM frequency1 f_{PWM1}
 - 29) PWM frequency2 f_{PWM2}
 - 30) Pulse blanking time T_B

Each value is obtained by the voltage of AOUT1, AOUT2, BOUT1, and BOUT2 at $V_{REFA} = V_{REFB} = 0$ V and PHA1 = PHB1 = 0 V or PHA1 = PHB1 = 3.3 V.

The $V_{AOUT1}\,/\,V_{AOUT2}\,/\,V_{BOUT1}\,/\,V_{BOUT2}$ output waveform is shown below.



PWMSW input voltage

Magazing Dia	Voltage Conditions	Status
Measuring Pin	V _{PWMSWH} / V _{PWMSWL}	Status
PWMSW	2.2 V	26 kHz
PWMSW	0.6 V	52 kHz

PWM frequency f_{PWM}

Measure the cycle time of output voltage pulses and obtain the value from the following formula.

$$f_{PWM} = 1 / t_{PWM}$$

Pulse blanking time T_B


Measure the low-level time of voltage output.

2008-04-11	
Established	Revised

AN44	-066A
Total Pages	Page
37	20

■ Electrical Characteristics Test Procedures (continued)

- 3. Test Circuit 3
 - 1) High-level output saturation voltage V_{OH}
 - 2) Low-level output saturation voltage V_{OL}



С	Magazzing Din	Conditions		Status
No.	Measuring Pin	S9	I _{IN}	Status
1	AOUT1/AOUT2 BOUT1/BOUT2	AOUT1/AOUT2/BOUT1/BOUT2 = S4 / S3 / S2 / S1	-0.5 A	Measure the AOUT1, AOUT2, BOUT1, and BOUT2 voltage at (a) to (d) above.
2	AOUT1/AOUT2 BOUT1/BOUT2	AOUT1/AOUT2/BOUT1/BOUT2 = S4 / S3 / S2 / S1	0.5 A	Measure the AOUT1, AOUT2, BOUT1, and BOUT2 voltage at (e) to (h) above.

4. Test Circuit 4

3) Flywheel diode voltage V_{DI}

C No.	Measuring Pin	S9	I _{IN}
3	AOUT1	4	Apply ± 0.5 A to I_{IN} , and measure the V_{AOUT1} .
3	AOUT2	3	Apply ± 0.5 A to $I_{\rm IN}$, and measure the $V_{\rm AOUT2}$.
3	BOUT1	2	Apply ± 0.5 A to I_{IN} , and measure the V_{BOUT1} .
3	BOUT2	1	Apply ± 0.5 A to I_{IN} , and measure the V_{BOUT2} .

2008-04-11	
Established	Revised

AN44066A			
Total Pages	Page		
37	21		

■ Technical Data

• Circuit diagrams of the input/output part and pin function descriptions

Pin No.	Waveform and voltage	Internal circuit	Impedance	Description
3 5 7 9 11 13		Pin3 BOUT2 7 BOUT1 9 AOUT2 13 AOUT1 Pin5 RCSB 11 RCSA		Pin3: Phase B motor drive output 2 5: Phase B current detection 7: Phase B motor drive output 1 9: Phase A motor drive output 2 11: Phase A current detection 13: Phase A motor drive output 1
16 17		BC2 VPUMP 125 VPUMP 16		Pin16: Charge Pump circuit output 17: Charge Pump capacitor connection 2

2008-04-11	
Established	Revised

AN44066A			
Total Pages	Page		
37	22		

■ Technical Data (continued)

• Circuit diagrams of the input/output part and pin function descriptions (continued)

Pin No.	Waveform and voltage	Internal circuit	Impedance	Description
18		BC1 188		Pin18: Charge Pump capacitor connection 1
19 20		Pin19 VREFA 20 VREFB 3.98k 15.91k 10k 10k	50 kΩ	Pin19: Phase A torque reference voltage input 20: Phase B torque reference voltage input

2008-04-11	
Established	Revised

AN44066A			
Total Pages	Page		
37	23		

■ Technical Data (continued)

• Circuit diagrams of the input/output part and pin function descriptions (continued)

Pin No.	Waveform and voltage	Internal circuit	Impedance	Description
21		Pin21 S5VOUT 2k 102k		Pin21 : Internal reference voltage (5 V output)
22		Pin22 STBY (22) 51.5k 103k	154.5 kΩ	Pin22 : Standby setting

2008-04-11	
Established	Revised

AN44066A			
Total Pages Page			
37	24		

■ Technical Data (continued)

• Circuit diagrams of the input/output part and pin function descriptions (continued)

Pin No.	Waveform and voltage	Internal circuit	Impedance	Description
24		Pin24 PWMSW 4k 200k 50k	200 kΩ	Pin24: PWM frequency selection input
25 26		Pin 25 PHA1 26 PHB1 4k 100k 50k	100 kΩ	Pin25: Phase A phase selection input 26: Phase B phase selection input

AN44066A		
Total Pages	Page	
37	25	

■ Technical Data (continued)

• Circuit diagrams of the input/output part and pin function descriptions (continued)

Pin No.	Waveform and voltage	Internal circuit	Impedance	Description
27 28 29 30 31		Pin27 IN0 28 IN1 29 IN2 30 IN3 31 ENABLEA 4k		Pin27: Phase A output torque control 1 28: Phase A output torque control 2 29: Phase B output torque control 1 30: Phase B output torque control 2 31: Phase A/B start/stop signal input
32		32 800 Pin32 TJMON		Pin32 : VBE monitor
Sym		S5VOUT (Pin21) VM(Pin1, Pin15) Diode Zener diode Ground		

AN44066A		
Total Pages	Page	
37	26	

■ Technical Data

- control mode
- 1. Truth table

1) Control/Charge pump circuit

STBY	ENABLE	Control/Charge pump circuit	Output transistor
High	_	OFF	OFF
Low	High	ON	OFF
Low	Low	ON	ON

2) Output polarity

ENABLEA	PHA1/PHB1	AOUT1/BOUT1	AOUT2/BOUT2
Low	High	High	Low
Low	Low	Low	High
High	_	OFF	OFF

3) Output current of 2-phase excitation / half step / 1-2 phase excitation

IN0	IN2	A-ch. Output Current	B-ch. Output Current
Low	Low	$(VREF / 5) \times (1 / Rs)$	$(VREF / 5) \times (1 / Rs)$
High	Low	0	(VREF / 5) × (1 / Rs)
Low	High	(VREF / 5) × (1 / Rs)	0
High	High	$(VREF / 5) \times (1 / Rs) \times (2 / 3)$	$(VREF / 5) \times (1 / Rs) \times (2 / 3)$

Notes) Rs: current detection region IN1 = IN3 = Low level

4) Output current of W1-2 phase excitation

A-ch. output

IN0	IN2	IN1	A-ch. Output Current
Low	Low	Low	$(VREF / 5) \times (1 / Rs)$
Low	Low	High	$(VREF / 5) \times (1 / Rs) \times (1 / 3)$
High	Low	Don't care	0
Low	High	Low	$(VREF / 5) \times (1 / Rs)$
High	High	Low	$(VREF / 5) \times (1 / Rs) \times (2 / 3)$

Note) Rs: current detection region

B-ch. output

IN0	IN2	IN3	B-ch. Output Current
Low	Low	Low	$(VREF / 5) \times (1 / Rs)$
Low	Low	High	$(VREF / 5) \times (1 / Rs) \times (1 / 3)$
High	Low	Low	$(VREF / 5) \times (1 / Rs)$
Low	High	Don't care	0
High	High	Low	$(VREF / 5) \times (1 / Rs) \times (2 / 3)$


Note) Rs: current detection region


2008-04-11	
Established	Revised

AN44066A		
Total Pages	Page	
37	27	

■ Technical Data (continued)


- control mode (continued)
- 2. Output wave
 - Drive of 2-phase excitation (4steps sequence) (IN0 to IN3 = Low)






AN44066A		
Total Pages	Page	
37	28	

- Technical Data (continued)
- control mode (continued)
- 2. Output wave (continued)
 - 2) Drive of half step (8-steps sequence) (IN1 = IN3 = Low)






AN44066A		
Total Pages	Page	
37	29	

■ Technical Data (continued)


- control mode (continued)
- 2. Output wave (continued)
 - 3) Drive of 1-2 phase excitation (8-steps sequence) (IN1 = IN3 = Low)



AN44066A		
Total Pages	Page	
37	30	

■ Technical Data (continued)

- control mode (continued)
- 2. Output wave (continued)
 - 4) Drive of W1-2 phase excitation (16-steps sequence)



Product Standards AN44066A Total Pages Page 37 31

■ Usage Notes

- · Special attention and precaution in using
 - 1. This IC is intended to be used for general electronic equipment and driving stepping motor.

Consult our sales staff in advance for information on the following applications:

- Special applications in which exceptional quality and reliability are required, or if the failure or malfunction of this IC may directly jeopardize life or harm the human body.
- Any applications other than the standard applications intended.
 - (1) Space appliance (such as artificial satellite, and rocket)
 - (2) Traffic control equipment (such as for automobile, airplane, train, and ship)
 - (3) Medical equipment for life support
 - (4) Submarine transponder
 - (5) Control equipment for power plant
 - (6) Disaster prevention and security device
 - (7) Weapon
 - (8) Others: Applications of which reliability equivalent to (1) to (7) is required
- 2. Pay attention to the direction of LSI. When mounting it in the wrong direction onto the PCB (printed-circuit-board), it might smoke or ignite.
- 3. Pay attention in the PCB (printed-circuit-board) pattern layout in order to prevent damage due to short circuit between pins. In addition, refer to the Pin Description for the pin configuration.
- 4. Perform a visual inspection on the PCB before applying power, otherwise damage might happen due to problems such as a solder-bridge between the pins of the semiconductor device. Also, perform a full technical verification on the assembly quality, because the same damage possibly can happen due to conductive substances, such as solder ball, that adhere to the LSI during transportation.
- 5. Take notice in the use of this product that it might break or occasionally smoke when an abnormal state occurs such as output pin- V_M short (Power supply fault), output pin-GND short (Ground fault), or output-to-output-pin short (load short).

And, safety measures such as an installation of fuses are recommended because the extent of the above-mentioned damage and smoke emission will depend on the current capability of the power supply.

Pay special attention to the following pins so that they are not short-circuited with the VM pin, ground pin, other output pin, or current detection pin.

- (1) AOUT1 (Pin 13), AOUT2 (Pin 9), BOUT1 (Pin 7), BOUT2 (Pin 3)
- (2) BC2 (Pin 17), VPUMP (Pin 16)
- (3) VM1 (Pin 1), VM2 (Pin 15), S5VOUT(Pin 21)
- (4) RCSA (Pin 11), RCSB (Pin 5)

The higher the current capacity of power supply is, the higher the possibility of the above destruction or smoke generation. Therefore, it is recommended to take safety countermeasures, such as the use of a fuse.

- 6. When using the LSI for new models, verify the safety including the long-term reliability for each product.
- 7. When the application system is designed by using this LSI, be sure to confirm notes in this book. Be sure to read the notes to descriptions and the usage notes in the book.

	Product Standards	AN44066A	
		Total Pages	Page
		37	32

■ Usage Notes (continued)

Notes of Power LSI

- 1. Perform thermal design work with consideration of a sufficient margin to keep the power dissipation based on supply voltage, load, and ambient temperature conditions.
 - (The IC is recommended that junctions are designed below 70% to 80% of Absolute Maximum Rating.)
- 2. The protection circuit is incorporated for the purpose of securing safety if the IC malfunctions.

 Therefore, design the protection circuit so that the protection circuit will not operate under normal operating conditions. The temperature protection circuit, in particular, may be destructed before the temperature protection circuit operates if the area of safety operation of the device or the maximum rating is exceeded instantaneously due to the short-circuiting between the output pin and VM pin or a ground fault caused by the output pin and ground pin.
- 3. Unless specified in the product specifications, make sure that negative voltage or excessive voltage are not applied to the pins because the device might be damaged, which could happen due to negative voltage or excessive voltage generated during the ON and OFF timing when the inductive load of a motor coil or actuator coils of optical pick-up is being driven.
- 4. The product which has specified ASO (Area of Safe Operation) should be operated in ASO.
- 5. Verify the risks which might be caused by the malfunctions of external components.
- 6. Set the value of the capacitor between the VPUMP and GND pins so that the voltage on the VPUMP (Pin 16) will not exceed 43 V in any case regardless of whether it is a transient phenomenon or not while the motor standing by is started.
- 7. This IC employs a PWM drive method that switches the high-current output of the output transistor. Therefore, the IC is apt to generate noise that may cause the IC to malfunction or have fatal damage. To prevent these problems, the power supply must be stable enough. Therefore, the capacitance between the S5VOUT and GND pins must be $0.1~\mu F$ and the one for power supply stabilization between the VM and GND pins must be a minimum of $47~\mu F$ (recommendation) and as close as possible to the IC so that PWM noise will not cause the IC to malfunction or have fatal damage.

2008-04-11	
	
Established	Revised

AN44066A		
Total Pages	Page	
37	33	


Usage Notes (continued)

8. Pulse blanking time

In order to prevent mistakes in current detection resulting noise, this IC is provided with a pulse blanking time of $0.75~\mu s$ (typ.). The motor current will not be less than the current determined by the pulse blanking time. Pay utmost attention at the time of minute current control.

Fig.1 shows the relationship between the pulse blanking time and minimum current value.

The increase or decrease in the motor current is determined by a load and a resistance of a internal winding in the motor, induced voltage, and PWM on-duty.



9. VREF voltage

When VREF voltage is set to lower, an error detection of motor current might be caused by noise because Comp threshold voltage (No.31, 32, 33) in the "Electrical Characteristics" / P.10) becomes low. Use this IC after confirming there is no error detection when VREF voltage is less than the set value.

10. Notes on the interface

Absolute maximum ratings of Pin 19, 20, 22 and Pin 24 to Pin31 are -0.3 V to 6 V. When the current setting for a motor is large and the lead line of GND is long, the potential of GND in this LSI will rise. Take notice that there is a possibility that potential of the interface pin is negative compared with that of GND in this LSI even if 0 V is applied to the interface pin. At that time, pay attention so that the input voltage of these pins might not exceed the values which are set in the allowable voltage range.

2008-04-11	
Established	Revised

AN44066A		
Total Pages	Page	
37	34	


■ Usage Notes (continued)

11. Notes at the clear of standby mode / the rise of VM supply

In this LSI, all phases are forced OFF for about 300 μs (typ.) after the clear of standby mode or the rise of VM supply. (See the following figure.) This is why the operation mode can be started after the charge pump circuit voltage boosts efficiently at shift to operation mode from standby mode / VM supply = OFF, when the charge pump operation stops. Therefore, the excitation patterns input after the forced all phase OFF period are effect.


When the charge pump circuit rises slowly owing to that the capacitance value between VPUMP-GND is made large etc. and the booster voltage cannot rise efficiently for the forced all phase OFF, the IC might overheat. In this case, clear the standby mode at ENABLE = High or restart after VM supply is turned ON, the booster voltage rises efficiently, and ENABLE is shifted to Low. The thermal protection is same operation as that at VM supply OFF.

[In case that standby mode is cleared]



[In case that VM supply rises]

After VM supply exceeds threshold VM = 8.8 V(typ), all phases are forced OFF for about 300 $\mu s(typ)$.



2008-04-11	
Established	Revised

Product Standards

AN44066A			
Total Pages	Page		
37	35		

■ Usage Notes (continued)

12. PWMSW, PHA1, PHB1 pins

Under conditions where VM power supply is shutdown in standby mode (STBY pin = High level), when applying approx. 0.7 V (TYP) or more to PWMSW (Pin 24), PHA1 (Pin 25), PHB1 (Pin 26), the current flows into above-mentioned pins owing to parasitic elements in the LSI and the current flowing into the above-mentioned pins varies from the current determined by pull down resistance. In addition, the current flowing into PHA1/PHA2 is 341.4 μ A (impedance = approx. 9.1 k Ω) at 3.3 V, while that into PWMSW is 323.2 μ A (impedance = approx. 9.7 k Ω) at 3.3 V. There is no problem that the voltage up to rating is applied to the above-mentioned pins. However, it is recommended to set the voltage applied to the above-mentioned to 0.7 V or less at shutdown of VM power supply in standby mode.

Also, in case of the voltage of above-mentioned pins > S5VOUT(Pin 21) - 0.2 V at power on to VM power supply, the current flows owing to parasitic elements in the LSI, and the current flowing into the above-mentioned pins varies (refer to Fig. 2, 3). As the same as at standby, there is no problem that the voltage up to rating is applied to the above-mentioned pins. However, it is recommended to set the voltage applied to the above-mentioned pins to 4.3 V or less.




Fig. 2 Input impedance of PHA1/PHB1 at VM power supply power on




Fig. 3 Input impedance of PWMSW at VM power supply power on

2008-04-11	
Established	Revised


Product Standards

AN44066A		
Total Pages	Page	
37	36	

■ Usage Notes (continued)

13. In the case of measuring the chip temperature of the IC, measure the voltage of TJMON (Pin 32) and presume chip temperature from following data. Use the following data as reference data. Before applying the IC to a product, conduct a sufficient reliability test of the IC along with the evaluation of the product with the IC incorporated.

The temperature characteristic of TJMON




14. Power supply start up speed and shutdown speed

Set the rising speed to $0.1 \text{ V/}\mu\text{s}$ or less for VM voltage at power on to VM (Pin 1, 15).

It is recommended that the falling speed of VM voltage is set to $0.1 \text{ V/}\mu\text{s}$ or less on condition of STBY = High or ENABLE = High at shutdown. In case of shutdown at motor drive (STBY = Low and ENABLE = Low), the motor current might flow back to the power supply and supply voltage might not fall stably.

If the rising or falling speed of power supply is too high, which might cause malfunctions or destruction on the IC. In this case, perform the long-term reliability test and confirm the sufficient evaluation for products.



2008-04-11	
Established	Revised

Product Standards

AN44066A		
Total Pages	Page	
37	37	

■ Usage Notes (continued)

15. RCS line

Take consideration in the following figure and the points and design PCB pattern.

(1) Point 1

Design so that the wiring to the current detection pins of this IC (RCSA, RCSB) should be thick and short in order to lower the impedance. This is why the current cannot be detected correctly owing to the wiring impedance, and the current might not be supplied to a motor sufficiently.


(2) Point 2

Design so that the wiring between the current detection resistor and the connector GND (Point 2 in the following figure) should be thick and short in order to lower the impedance. As the same as Point 1, a sufficient current might not be supplied due to the wiring impedance.

In addition, if there is a common impedance between GND and RCSA or RCSB, a peak detection may be detected by mistake. Therefore, connect the wiring between GND and RCSA or RCSB independently.

(3) Point 3

Connect the GND of this IC to the connector on PCB independently. Separate the wiring which is a large current line (Point 2) from that of GND, and make these wirings with one-point shorted at the connector as the following figure. That can minimize the fluctuation of GND.



16. A high current flows into this IC. Therefore, the common impedance of the PCB pattern cannot be ignored. Take the following points into consideration and design the PCB pattern of the motor.

A high current flows into the line between the VM1 (Pin 1) and VM2 (Pin 15) pins. Therefore, noise is generated with ease at the time of switching due to the inductance (L) of the line, which may result in the malfunctioning or destruction of the IC. (Fig. 4) As shown in the circuit diagram on the right-hand side, the escape way of the noise is secured by connecting a capacitor to the connector close to the VM pin of the IC. This makes it possible to suppress the direct VM pin voltage of the IC. Make the settings as shown in the circuit diagram on Fig. 5 as much as possible.

[Low spike amplitude due to]




Fig. 4 Deprecated PCB




Fig. 5 Recommended PCB

Regulations No. : SC3S1711

Total Pages	Page
6	1

PACKAGE STANDARDS

Daalaana Oada	000000000000000000000000000000000000000
Package Code	SSOP032-P-0300B

Semiconductor Company Matsushita Electric Industrial Co., Ltd.

Established by	Applied by	Checked by	Prepared by
K.Komichi	H.Yoshida	M.Okajima	M.Itoh

Exclusive use for AN44066A


Established: 2008-01-08


Revised : -


Total Pages	Page
6	2


1. Outline Drawing

Unit:mm









Body Material : Epoxy Resin

Lead Material : Cu Alloy

Lead Finish Method : SnBi Plating


Exclusive use for AN44066A

Semiconductor Company, Matsushita Electric Industrial Co., Ltd.

Total Pages	Page
6	3

2. Package Structure (Technical Report : Reference Value)


Chip Material		Si	1
Leadframe material		Cu alloy	2
Inner lead surface		Ag plating	3
Outer lead surface		SnBi plating	4
Chip mount	Method	Resin adhesive method	5
	Material	Adhesive material	
Wirebond	Method	Thermo-compression bonding	6
	Material	Au	
Molding	Method	Transfer molding	
	Material	Epoxy resin	
Mass		250 mg	



Exclusive use for AN44066A

Total Pages	Page
6	4


3. Mark Drawing



Exclusive use for AN44066A

Total Pages	Page
6	5

4. Power Dissipation (Technical Report)



Total Pages	Page
6	6

5. Power Dissipation (Supplementary Explanation)

[Experiment environment]

Power Dissipation (Technical Report) is a result in the experiment environment of SEMI standard conformity. (Ambient air temperature (Ta) is 25 degrees C)

[Supplementary information of PWB to be used for measurement]

The supplement of PWB information for Power Dissipation data (Technical Report) are shown below.

Indication	Total Layer	Resin Material
Glass-Epoxy	1-layer	FR-4
4-layer	4-layer	FR-4

[Notes about Power Dissipation (Thermal Resistance)]

Power Dissipation values (Thermal Resistance) depend on the conditions of the surroundings, such as specification of PWB and a mounting condition, and a ambient temperature. (Power Dissipation (Thermal Resistance) is not a fixed value.)

The Power Dissipation value (Technical Report) is the experiment result in specific conditions (evaluation environment of SEMI standard conformity) ,and keep in mind that Power Dissipation values (Thermal resistance) depend on circumference conditions and also change.

[Definition of each temperature and thermal resistance]

Ta : Ambient air temperature

The temperature of the air is defined at the position where the convection, radiation, etc. don't affect the temperature value, and it's separated from the heating elements.


Tc: It's the temperature near the center of a package surface. The package surface is defined at the opposite side if the PWB.

Tj : Semiconductor element surface temperature (Junction temperature.)

Rth(j-c): The thermal resistance (difference of temperature of per 1 Watts) between a semiconductor element junction part and the package surface

Rth(c-a): The thermal resistance (difference of temperature of per 1 Watts) between the package surface and the ambient air

Rth(j-a): The thermal resistance (difference of temperature of per 1 Watts) between a semiconductor element junction part and the ambient air



Exclusive use for AN44066A

Semiconductor Company, Matsushita Electric Industrial Co., Ltd.

Recommended Soldering Conditions

Total pages	page
2	1

Product name: AN44066A-VF


Package: SSOP032-P-0300B

1. Recommended Soldering Conditions

In case that the semiconductor packages are mounted on the PCB, the soldering should be performed under the following conditions.

1 Reflow soldering

Reflow peak temp. : max. 260 °C



No.	mark	contents	value
1	T1	Pre-heating temp.	150 °C∼180 °C
2	t1	Pre-heating temp. hold time	60 s∼120 s
3	а	Rising rate	2 °C/s~5 °C/s
4	Тр	Peak temp.	255 °C+5 °C, -0 °C
5	tp	Peak temp. hold time	10 s±3 s
6	tw	High temp. region hold time	within 60 s (≧220 °C)
7	b	Down rate	2 °C/s~5 °C/s
8	-	Number of reflow	within 2 times

- * Peak temperature : less than 260 $^{\circ}\mathrm{C}$
- * Temperature is measured at package surface point

2 Wave soldering (Flow soldering)

*Temp. of solder : 260 $^{\circ}$ C or less

* Soak time : within 5 s

*Number of flow: only 1 time

3 Manual soldering

*Iron Temperature : 350 $^{\circ}$ C or less (Device lead temperature : 270 $^{\circ}$ C \, 10 s max.)

* Soldering time: within 3 s

*Number of manual soldering: only 1 time


No. 11-183

2012/3/7	
Prepared	Revised

Recommended Soldering Conditions

Total pages	page
2	2

2. Storage environment after dry pack opening



★ Because the taping and the magazine materials are not the heat-resistant materials, the bake at 125°C cannot be done.

Therefore, please solder everything or control everything in the rule time.

Please keep them in an equal environment with the moisture-proof packaging or dry box.

(Temperature: room temperature, relative humidity: 30% or less.)

To control storage time, when bake in the taping and the magazine is necessary, it is necessary for each type to set a bake condition. Please inquire of our company.

☆ AN44066A-VF limitation, low temperature bake condition : 40 °C / 25 %RH or less / 192 h

3. Note

- ① Storage environment conditions: keep the following conditions Ta=5 °C ~ 30 °C, RH=30 % ~ 70 %.
- ② Storage period before opening dry pack shall be 1year from a shipping day under Ta=5 $^{\circ}$ C $^{\circ}$ 30 $^{\circ}$ C, RH=30 $^{\circ}$ <70 $^{\circ}$ 8. When the storage exceeds, Bake at 125 $^{\circ}$ C with 15 h to 25 h.
- 3 Baking cycle should be only one time.

Please be cautious of solderability at baking.

- (4) In case that use reflow two times, 2nd reflow must be finished within 336 hours.
- (5) Remove flux sufficiently from product in the washing process.

(Flux: Chlorineless rosin flux is recommended.)

6 In case that use ultrasonic for product washing,

There is the possibility that the resonance may occur due to the frequency and shape of PCB. It may be affected to the strength of lead. Please be cautious of this matter.

No. 11-183

2012/3/7	
Prepared	Revised


Recommended Land Pattern


Total pages	page
1	1

Integrated circuits

The land width for surface-mount semiconductor devices is related to on the amount of solder applied. It is necessary to optimize the land dimensions together with the method of solder application. Previously, EIAJ defined recommended land dimensions by package type, but because of the above reasons, currently only the positions where the terminals should be (the terminal land area) are standardized. For reference, the land design guidelines previously defined by EIAJ are shown below. During the actual design of the printed circuit board, the solder application method, etc. should be thoroughly considered before deciding.

SO type





$$l_2 \ge L + \beta_1 + \beta_2$$
$$b \le b_2 \le \boxed{e} - \gamma$$

γ : Solder resistance bridge (γ = 0.3 mm)

b : Terminal width

 β_1 : Soldering strength ($\beta_1 = 0.3 \text{ mm}$)

 β_2 : Solder mask pattern accuracy or soldering guideline (β_2 = 0.2 mm)


Note: Values within parentheses () are recommended values.

**The above size is calculated based on the experiment results by Matsushita Electric Industrial Co., Ltd., and is not intended as a guarantee of mounting reliability.
Mounting reliability can vary depending on factors such as the equipment specifications and conditions material specifications and properties, and environmental conditions.
To ensure satisfactory results, your company should evaluate and confirm actual mounting performance.

Packing Specification

Total pages	page
3	1

Specifications of packing by the embossment tape (Specifications for dampproof packing of the reel without the inner carton)



2009.03.09	
Prepared	Revised

Packing Specification


Total pages	page
3	2


Package: SSOP032-P-0300B

Unit: mm


1 Packing

1) Tape






2) Reel





3) Packing case



2 | Packing quantity

Form	IC quantity	Contents
Reel	2000 Pcs	Reel × 1Pcs
Packing case	10000 Pcs	Reel x 5Pcs


2009.03.09	
Prepared	Revised

Packing Specification

Total pages	page
3	3

Package: SSOP032-P-0300B

Unit: mm



Other dimensions

E: 1.75 ± 0.1

PO: 4.0±0.1

 $t1: 0.3 \pm 0.05$

 ϕ DO: 1.5+0.1

K1: (0.3)

- 0

Package name	Dimension & tolerance								
	W	Α	A2	В	F	P1	P2	φD1	t2
SSONF-32D	24.0±0.3	8.5±0.1	(4.5)	11.4±0.1	11.5±0.1	12.0±0.1	2.0±0.1	2.05±0.05	2.5max

2009.03.09	
Prepared	Revised

Panasonic

Industrial Devices Company, Panasonic Corporation

1 Kotari-yakemachi, Nagaokakyo City, Kyoto 617-8520, Japan Tel:075-951-8151

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Panasonic:
AN44066A-VF