### **Features**

- Single-voltage Operation
  - 5V Read
  - 5V Reprogramming
- Fast Read Access Time 55 ns
- Internal Program Control and Timer
- Sector Architecture
  - One 16K Bytes Boot Block with Programming Lockout
  - Two 8K Bytes Parameter Blocks
  - Four Main Memory Blocks (One 32K Bytes, Three 64K Bytes)
- Fast Erase Cycle Time 4 Seconds
- Byte-by-Byte Programming 20 µs/Byte Typical
- Hardware Data Protection
- DATA Polling for End of Program Detection
- Low Power Dissipation
  - 25 mA Active Current
  - 100 μA CMOS Standby Current
- Typical 10,000 Write Cycles

### **Description**

The AT49F002A(N)(T) is a 5-volt only in-system reprogrammable Flash memory. Its 2 megabits of memory is organized as 262,144 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 55 ns with power dissipation of just 137 mW over the industrial temperature range.


### **Pin Configurations**

Pin Name	Function
A0 - A17	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RESET	RESET
I/O0 - I/O7	Data Inputs/Outputs


### **DIP Top View**

	$\cup$		
1		32	□ vcc
2		31	□ WE
3		30	□ A17
4		29	□ A14
5		28	□ A13
6		27	□ A8
7		26	□ A9
8		25	□ A11
9		24	□ Œ
10		23	□ A10
11		22	□ CE
12		21	1/07
13		20	□ I/O6
14		19	1/05
15		18	1/04
16		17	1/03
			]
	3 4 5 6 7 8 9 10 11 12 13 14	3 4 5 6 7 8 9 10 11 11 12 13 14	2 31 3 30 4 29 5 28 6 27 7 26 8 25 9 24 10 23 11 22 11 22 11 3 20 14 19 15 18

#### **PLCC Top View**



### VSOP Top View (8 x 14 mm) or TSOP Top View (8 x 20 mm) Type 1



Note: \*This pin is a NC on the AT49F002AN(T).





2-megabit (256K x 8) 5-volt Only Flash Memory

AT49F002A AT49F002AN AT49F002ANT

3354D-FLASH-8/03



When the device is deselected, the CMOS standby current is less than 100  $\mu$ A. For the AT49F002AN(T) pin 1 for the DIP and PLCC packages and pin 9 for the TSOP package are no connect pins.


To allow for simple in-system reprogrammability, the AT49F002A(N)(T) does not require high input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM; it has standard  $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$ , and  $\overline{\text{WE}}$  inputs to avoid bus contention. Reprogramming the AT49F002A(N)(T) is performed by erasing a block of data and then programming on a byte by byte basis. The byte programming time is a fast 20  $\mu$ s. The end of a program cycle can be optionally detected by the  $\overline{\text{DATA}}$  polling feature. Once the end of a byte program cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles.

The device is erased by executing the erase command sequence; the device internally controls the erase operations. There are two 8K byte parameter block sections, four main memory blocks, and one boot block.

The device has the capability to protect the data in the boot block; this feature is enabled by a command sequence. The 16K-byte boot block section includes a reprogramming lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is protected from being reprogrammed.

In the AT49F002A(N)(T), once the boot block programming lockout feature is enabled, the contents of the boot block are permanent and cannot be changed. In the AT49F002A(T), once the boot block programming lockout feature is enabled, the contents of the boot block cannot be changed with input voltage levels of 5.5 volts or less.

### **Block Diagram**



# Device Operation

**READ:** The AT49F002A(N)(T) is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

**COMMAND SEQUENCES:** When the device is first powered on it will be reset to the read or standby mode depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table. The command sequences are written by applying a low pulse on the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  input with  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  low (respectively) and  $\overline{\text{OE}}$  high. The address is latched on the falling edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ . Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences.

**RESET**: A  $\overline{\text{RESET}}$  input pin is provided to ease some system applications. When  $\overline{\text{RESET}}$  is at a logic high level, the device is in its standard operating mode. A low level on the  $\overline{\text{RESET}}$  input halts the present device operation and puts the outputs of the device in a high impedance state. If the  $\overline{\text{RESET}}$  pin makes a high to low transition during a program or erase operation, the operation may not be successfully completed and the operation will have to be repeated after a high level is applied to the  $\overline{\text{RESET}}$  pin. When a high level is reasserted on the  $\overline{\text{RESET}}$  pin, the device returns to the read or standby mode, depending upon the state of the control inputs. By applying a 12V  $\pm$  0.5V input signal to the  $\overline{\text{RESET}}$  pin, the boot block array can be reprogrammed even if the boot block lockout feature has been enabled (see Boot Block Programming Lockout Override section). The RESET feature is not available for the AT49F002AN(T).

**ERASURE:** Before a byte can be reprogrammed, the main memory block or parameter block which contains the byte must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code. The software chip erase code consists of 6-byte load commands to specific address locations with a specific data pattern (please refer to the Chip Erase Cycle Waveforms).

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is  $t_{\text{EC}}$ . If the boot block lockout feature has been enabled, the data in the boot sector will not be erased.

**CHIP ERASE:** If the boot block lockout has been enabled, the Chip Erase function will erase Parameter Block 1, Parameter Block 2, Main Memory Block 1-4 but not the boot block. If the Boot Block Lockout has not been enabled, the Chip Erase function will erase the entire chip. After the full chip erase the device will return back to read mode. Any command during chip erase will be ignored.





**SECTOR ERASE:** As an alternative to a full chip erase, the device is organized into sectors that can be individually erased. There are two 8K-byte parameter block sections and four main memory blocks. The 8K-byte parameter block sections and the four main memory blocks can be independently erased and reprogrammed. The Sector Erase command is a six bus cycle operation. The sector address is latched on the falling  $\overline{\text{WE}}$  edge of the sixth cycle while the 30H data input command is latched at the rising edge of  $\overline{\text{WE}}$ . The sector erase starts after the rising edge of  $\overline{\text{WE}}$  of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion.

**BYTE PROGRAMMING:** Once the memory array is erased, the device is programmed (to a logical "0") on a byte-by-byte basis. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is accomplished via the internal device command register and is a 4 bus cycle operation (please refer to the Command Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$ , whichever occurs last, and the data latched on the rising edge of  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$ , whichever occurs first. Programming is completed after the specified  $t_{\text{BP}}$  cycle time. The  $\overline{\text{DATA}}$  polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 16K bytes. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block is 00000 to 03FFF for the AT49F002A(N) while the address range of the boot block is 3C000 to 3FFFF for the AT49F002A(N)T.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed with input voltage levels of 5.5V or less. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out for the AT49F002A(N), and a read from address location 3C002H will show if programming the boot block is locked out for AT49F002A(N)T. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been activated and the block cannot be programmed. The software product identification exit code should be used to return to standard operation.

**BOOT BLOCK PROGRAMMING LOCKOUT OVERRIDE:** The user can override the boot block programming lockout by taking the RESET pin to 12 volts. By doing this, protected boot block data can be altered through a chip erase, sector erase or word programming. When the RESET pin is brought back to TTL levels the boot block programming lockout feature is again active. This feature is not available on the AT49F002AN(T).

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

**DATA POLLING:** The AT49F002A(N)(T) features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

**TOGGLE BIT:** In addition to DATA polling the AT49F002A(N)(T) provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**HARDWARE DATA PROTECTION:** Hardware features protect against inadvertent programs to the AT49F002A(N)(T) in the following ways: (a)  $V_{CC}$  sense: if  $V_{CC}$  is below 3.8V (typical), the program function is inhibited. (b) Program inhibit: holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles. (c) Noise filter: pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.





# **Command Definition (in Hex)**<sup>(1)</sup>

Command	Bus	1st Bus Cycle		2nd Bus Cycle		3rd Bus Cycle		4th Bus Cycle		5th Bus Cycle		6th Bus Cycle	
Sequence	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	D <sub>OUT</sub>										
Chip Erase	6	555	AA	AAA <sup>(2)</sup>	55	555	80	555	AA	AAA	55	555	10
Sector Erase	6	555	AA	AAA	55	555	80	555	AA	AAA	55	SA <sup>(5)</sup>	30
Byte Program	4	555	AA	AAA	55	555	A0	Addr	D <sub>IN</sub>				
Boot Block Lockout <sup>(3)</sup>	6	555	AA	AAA	55	555	80	555	AA	AAA	55	555	40
Product ID Entry	3	555	AA	AAA	55	555	90						
Product ID Exit <sup>(4)</sup>	3	555	AA	AAA	55	555	F0						
Product ID Exit <sup>(4)</sup>	1	XXXX	F0										

Notes: 1. The DATA FORMAT in each bus cycle is as follows: I/O7 - I/O0 (Hex). The address format in each bus cycle is as follows: A11 - A0 (Hex); A11 - A17 (don't care).

- 2. Since A11 is don't care, AAA can be replaced with 2AA.
- 3. The 16K byte boot sector has the address range 00000H to 03FFFH for the AT49F002A(N) and 3C000H to 3FFFFH for the AT49F002A(N)T
- 4. Either one of the Product ID Exit commands can be used.
- 5. SA = sector addresses:

For the AT49F002A(N):

SA = 00000 to 03FFF for BOOT BLOCK

SA = 04000 to 05FFF for PARAMETER BLOCK 1

SA = 06000 to 07FFF for PARAMETER BLOCK 2

SA = 08000 to FFFF for MAIN MEMORY ARRAY BLOCK 1

SA = 10000 to 1FFFF for MAIN MEMORY ARRAY BLOCK 2

SA = 20000 to 2FFFF for MAIN MEMORY ARRAY BLOCK 3

SA = 30000 to 3FFFF for MAIN MEMORY ARRAY BLOCK 4

#### For the AT49F002A(N)T:

SA = 3C000 to 3FFFF for BOOT BLOCK

SA = 3A000 to 3BFFF for PARAMETER BLOCK 1

SA = 38000 to 39FFF for PARAMETER BLOCK 2

SA = 30000 to 37FFF for MAIN MEMORY ARRAY BLOCK 1

SA = 20000 to 2FFFF for MAIN MEMORY ARRAY BLOCK 2

SA = 10000 to 1FFFF for MAIN MEMORY ARRAY BLOCK 3

SA = 00000 to 0FFFF for MAIN MEMORY ARRAY BLOCK 4

### **Absolute Maximum Ratings\***

7 to o o rate maximum reating o
Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +13.5V

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

6 AT49F002A(N)(T)

# **DC and AC Operating Range**

	AT49F002A(N)(T)-55	
Operating Temperature (Case)	Ind.	-40° C - 85° C
V <sub>CC</sub> Power Supply	5V ± 10%	

### **Operating Modes**

Mode	CE	ΟE	WE	RESET <sup>(6)</sup>	Ai	I/O
Read	V <sub>IL</sub>	$V_{IL}$	$V_{IH}$	V <sub>IH</sub>	Ai	D <sub>OUT</sub>
Program/Erase <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	$V_{\rm IL}$	V <sub>IH</sub>	Ai	D <sub>IN</sub>
Standby/Write Inhibit	$V_{IH}$	X <sup>(1)</sup>	Х	V <sub>IH</sub>	X	High Z
Drogram Inhihit	Х	Х	V <sub>IH</sub>	V <sub>IH</sub>		
Program Inhibit	X	V <sub>IL</sub>	×	V <sub>IH</sub>		
Output Disable	X	V <sub>IH</sub>	Х	V <sub>IH</sub>		High Z
Reset	X	X	X	$V_{IL}$	X	High Z
Product Identification						
Hardware			V		A1 - A17 = $V_{IL}$ , A9 = $V_{H}$ , (3) A0 = $V_{IL}$	Manufacturer Code <sup>(4)</sup>
панимате	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>		A1 - A17 = $V_{IL}$ , A9 = $V_{H_1}^{(3)}$ A0 = $V_{IH}$	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>					$A0 = V_{IL}, A1 - A17 = V_{IL}$	Manufacturer Code <sup>(4)</sup>
Software					$A0 = V_{IH}, A1 - A17 = V_{IL}$	Device Code <sup>(4)</sup>

- Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .
  - 2. Refer to AC Programming Waveforms.
  - 3.  $V_H = 12.0V \pm 0.5V$ .
  - 4. Manufacturer Code: 1FH, Device Code: 07H AT49F002A(N), 08H AT49F002A(N)T
  - 5. See details under Software Product Identification Entry/Exit.
  - 6. This pin is not available on the AT49F002AN(T).

### **DC Characteristics**

Symbol	Parameter	Condition	Min	Max	Units
I <sub>LI</sub>	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$		10	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$		10	μA
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V \text{ to } V_{CC}$		100	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V <sub>CC</sub>		3	mA
I <sub>CC</sub> <sup>(1)</sup>	V <sub>CC</sub> Active Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA		25	mA
V <sub>IL</sub>	Input Low Voltage			0.8	V
V <sub>IH</sub>	Input High Voltage		2.0		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.45	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	I <sub>OH</sub> = -100 μA; V <sub>CC</sub> = 4.5V	4.2		V

Note: 1. In the erase mode,  $I_{CC}$  is 90 mA.






### **AC Read Characteristics**

		AT49F002A(N)(T)-55		
Symbol	Parameter	Min	Max	Units
t <sub>ACC</sub>	Address to Output Delay		55	ns
t <sub>CE</sub> <sup>(1)</sup>	CE to Output Delay		55	ns
t <sub>OE</sub> <sup>(2)</sup>	OE to Output Delay	0	30	ns
t <sub>DF</sub> <sup>(3)(4)</sup>	CE or OE to Output Float	0	25	ns
t <sub>OH</sub>	Output Hold from $\overline{OE}$ , $\overline{CE}$ or Address, whichever occurred first	0		ns

# AC Read Waveforms (1)(2)(3)(4)




- Notes: 1.  $\overline{CE}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .

  2.  $\overline{OE}$  may be delayed up to  $t_{CE}$   $t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$  or by  $t_{ACC}$   $t_{OE}$  after an address change without impact on  $t_{ACC}$ .

  3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (CL = 5 pF).

  - 4. This parameter is characterized and is not 100% tested.

# **Input Test Waveform and Measurement Level**



 $t_R$ ,  $t_F < 5$  ns

# **Output Load Test**

55 ns

# Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$ 

Symbol	Тур	Max	Units	Conditions
C <sub>IN</sub>	4	6	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0V

Note: 1. This parameter is characterized and is not 100% tested.






# **AC Byte Load Characteristics**


Symbol	Parameter	Min	Max	Units
t <sub>AS</sub> , t <sub>OES</sub>	Address, OE Set-up Time	0		ns
t <sub>AH</sub>	Address Hold Time	25		ns
t <sub>CS</sub>	Chip Select Set-up Time	0		ns
t <sub>CH</sub>	Chip Select Hold Time	0		ns
$t_{WP}$	Write Pulse Width (WE or CE)	25		ns
t <sub>DS</sub>	Data Set-up Time	25		ns
t <sub>DH</sub> , t <sub>OEH</sub>	Data, $\overline{\text{OE}}$ Hold Time	0		ns
t <sub>WPH</sub>	Write Pulse Width High	20		ns

# **AC Byte Load Waveforms**

# **WE** Controlled




### **CE** Controlled




# **Program Cycle Characteristics**

Symbol	Parameter	Min	Тур	Max	Units
t <sub>BP</sub>	Byte Programming Time		20	50	μs
t <sub>AS</sub>	Address Set-up Time	0			ns
t <sub>AH</sub>	Address Hold Time	25			ns
t <sub>DS</sub>	Data Set-up Time	25			ns
t <sub>DH</sub>	Data Hold Time	0			ns
t <sub>WP</sub>	Write Pulse Width	25			ns
t <sub>WPH</sub>	Write Pulse Width High	20			ns
t <sub>EC</sub>	Erase Cycle Time		4	8	seconds

# **Program Cycle Waveforms**



# **Sector or Chip Erase Cycle Waveforms**



Notes: 1.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.

- 2. For chip erase, the address should be 555. For sector erase, the address depends on what sector is to be erased. (See note 4 under command definitions.)
- 3. For chip erase, the data should be 10H, and for sector erase, the data should be 30H.






# **Data** Polling Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	OE to Output Delay <sup>(2)</sup>				ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See  $t_{OE}$  spec in AC Read Characteristics.

# **Data Polling Waveforms**




# Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	OE to Output Delay <sup>(2)</sup>				ns
t <sub>OEHP</sub>	OE High Pulse	50			ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See  $t_{OE}$  spec in AC Read Characteristics.

# Toggle Bit Waveforms<sup>(1)(2)(3)</sup>




Notes: 1. Toggling either  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$  or both  $\overline{\text{OE}}$  and  $\overline{\text{CE}}$  will operate toggle bit. The t<sub>OEHP</sub> specification must be met by the toggling input(s).

2. Beginning and ending state of I/O6 will vary.


3. Any address location may be used but the address should not vary.

# 12 AT49F002A(N)(T)

# Software Product Identification Entry<sup>(1)</sup>



# Software Product Identification Exit<sup>(1)</sup>



Notes:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- 2. A1 A17 =  $V_{II}$ .

Manufacture Code is read for  $A0 = V_{IL}$ ; Device Code is read for  $A0 = V_{IH}$ .

Additional Device Code is read for address 0003H


- 3. The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1FH

Device Code: 07H - AT49F002A(N)

08H - AT49F002A(N)T

Additional Device Code: 0FH - AT49F002A(N)(T)

# **Boot Block Lockout Feature Enable Algorithm**<sup>(1)</sup>



lotes: 1. Data Format: I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).

2. Boot block lockout feature enabled.





# AT49F002A Ordering Information

t <sub>ACC</sub>	I <sub>cc</sub> (	mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
55	25	0.1	AT49F002A-55JI	32J	Industrial
			AT49F002A-55PI	32P6	(-40° to 85°C)
			AT49F002A-55TI	32T	
			AT49F002A-55VI	32V	

# AT49F002AN Ordering Information

t <sub>ACC</sub>	I <sub>CC</sub> (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
55	25	0.1	AT49F002AN-55JI	32J	Industrial
			AT49F002AN-55PI	32P6	(-40° to 85°C)
			AT49F002AN-55TI	32T	
			AT49F002AN-55VI	32V	

# AT49F002AT Ordering Information

t <sub>ACC</sub>	I <sub>cc</sub> (	mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
55	25	0.1	AT49F002AT-55JI	32J	Industrial
			AT49F002AT-55PI	32P6	(-40° to 85°C)
			AT49F002AT-55TI	32T	
			AT49F002AT-55VI	32V	


# AT49F002ANT Ordering Information

t <sub>ACC</sub>	I <sub>cc</sub> (	(mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
55	25	0.1	AT49F002ANT-55JI	32J	Industrial
			AT49F002ANT-55PI	32P6	(-40° to 85°C)
			AT49F002ANT-55TI	32T	
			AT49F002ANT-55VI	32V	

	Package Type
32J	32-lead, Plastic J-leaded Chip Carrier Package (PLCC)
32P6	32-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)
32T	32-lead, Plastic Thin Small Outline Package (TSOP) (8 x 20 mm)
32V	32-lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)

# **Packaging Information**

### **32J - PLCC**



Notes:


- 1. This package conforms to JEDEC reference MS-016, Variation AE.
- Dimensions D1 and E1 do not include mold protrusion.
   Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

### COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE	
Α	3.175	-	3.556		
A1	1.524	_	2.413		
A2	0.381	_	_		
D	12.319	_	12.573		
D1	11.354	_	11.506	Note 2	
D2	9.906	-	10.922		
E	14.859	-	15.113		
E1	13.894	_	14.046	Note 2	
E2	12.471	-	13.487		
В	0.660	_	0.813		
B1	0.330	_	0.533		
е	1.270 TYP				

10/04/01




TITLE			
<b>32J</b> , 32-lead	, Plastic J-leaded	Chip	Carrier (PLCC)


DRAWING NO.	REV.
32J	В






### 32P6 - PDIP







Note: 1. Dimensions D and E1 do not include mold Flash or Protrusion.

Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

### **COMMON DIMENSIONS**

(Unit of Measure = mm)


SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	4.826	
A1	0.381	_	_	
D	41.783	_	42.291	Note 1
E	15.240	_	15.875	
E1	13.462	_	13.970	Note 1
В	0.356	_	0.559	
B1	1.041	_	1.651	
L	3.048	_	3.556	
С	0.203	_	0.381	
еВ	15.494	_	17.526	
е	2.540 TYP			

09/28/01

		DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	<b>32P6</b> , 32-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP)	32P6	В

16

### **32T - TSOP**



Notes:

- 1. This package conforms to JEDEC reference MO-142, Variation BD.
- 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
- 3. Lead coplanarity is 0.10 mm maximum.

-			
	_	1.20	
0.05	-	0.15	
0.95	1.00	1.05	
19.80	20.00	20.20	
18.30	18.40	18.50	Note 2
7.90	8.00	8.10	Note 2
0.50	0.60	0.70	
(	).25 BASI		
0.17	0.22	0.27	
0.10	_	0.21	
(			
	0.95 19.80 18.30 7.90 0.50	0.95         1.00           19.80         20.00           18.30         18.40           7.90         8.00           0.50         0.60           0.25 BASIC         0.17           0.17         0.22           0.10         -	0.95         1.00         1.05           19.80         20.00         20.20           18.30         18.40         18.50           7.90         8.00         8.10           0.50         0.60         0.70           0.25 BASIC           0.17         0.22         0.27

10/18/01

		TITLE
<u>AIMEL</u>	2325 Orchard Parkway San Jose, CA 95131	<b>32T</b> , Pack


32T,	2-lead (8 x 20 mm Package) Plastic Thin Small Outl	line
Pack	ge, Type I (TSOP)	

DRAWING NO.	REV.
32T	В





### **32V - VSOP**



Notes:

- 1. This package conforms to JEDEC reference MO-142, Variation BA.
- 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
- 3. Lead coplanarity is 0.10 mm maximum.

SYMBOL	MIN	NOM	MAX	NOTE
А	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	13.80	14.00	14.20	
D1	12.30	12.40	12.50	Note 2
E	7.90	8.00	8.10	Note 2
L	0.50	0.60	0.70	
L1	(			
b	0.17	0.22	0.27	
С	0.10	_	0.21	
е	0.50 BASIC			

10/18/01

AIIIIEL

· · · · · · · · · · · · · · · · · · ·	
32V, 32-lead (8 x 14 mm Package) Plastic Thin Small Outline	
Package, Type I (VSOP)	

DRAWING NO. REV.



### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

#### Regional Headquarters

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

### Iapan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18

Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2003. All rights reserved. Atmel® and combinations thereof are the registered trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be the trademarks of others.

