8-bit shift register and latch driver
BU2114 / BU2114F

The BU2114 and BU2114F are CMOS ICs with low power consumption, and are equipped with an 8-bit shift register latch. Data in the shift register can be latched asynchronously. The outputs (O1 to O8) are open drain outputs (because there is no protection diode, a maximum voltage above V_{DD}, of up to 7V, can be applied), and one output can drive 36 mA. A total output of up to 150 mA can be driven (when using static operation).

●Applications
These are designed for a wide range of applications in microcomputer peripheral circuits, such as in industrial equipment, office telephones, audio visual equipment, and expansion input and output boards.

●Features
1) The CMOS configuration enables low power consumption.
2) Open drain output.
3) Latch to 8-bit shift register provided, enabling drive of up to 150mA. (I_{SINK} = 36mA)
4) Cascade connections possible.

●Absolute maximum ratings (unless otherwise noted, Ta = 25°C)

Parameter		Symbol	Limits	Unit
Applied voltage		V_{DD}	$-0.3 \sim +7.0$	V
Input voltage		V_{IN}	$-0.3 \sim V_{DD}0.3$	V
Operating temperature		Topr	$-25 \sim +75$	°C
Storage temperature		Tstg	$-55 \sim +150$	°C
Input protection diode current		ID	± 20	mA
Power dissipation	BU2114	Pd	1100[*1]	mW
	BU2114F		400[*2]	

∗1 Power dissipation is reduced by 8.8mW for each increase in Ta of 1°C over 25°C.

∗2 Power dissipation is reduced by 3.2mW for each increase in Ta of 1°C over 25°C.

●Recommended operating conditions (unless otherwise noted, Ta = 25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Recommend voltage	V_{DD}	4.5	5.0	5.5	V	
Input voltage	V_{IN}	0	—	V_{DD}	V	SIN, CK, LATCH, EN, RST
Output voltage	V_{OUT}	0	—	V_{DD}	V	SOUT

○Not designed for radiation resistance.

●Logic circuit diagram

●Pin assignments

Fig.1

ROHM

●Pin descriptions

Pin No.	Symbol	I / O	Function
1	SIN	I	Serial data input pin
2	CK	I	Shift clock for shift register
3	LATCH	I	Setting this pin to "L" holds the latch output. While it is "H", latch output changes simultaneously when the shift register output changes.
4	SOUT	O	This is the output for the final-stage shift register.
5	EN	I	This is the Enable pin for O1 to O8. When this pin is "L", the latch output appears as is. When the output is "H", however, output QN is "L", and when the latch output is "L", Qn becomes High-Z
6	RST	I	Resets the shift register and latch.
7	GND	—	0V power supply
8	GND	—	0V power supply
9	GND	—	0V power supply
10	O8	O	Latch output for 8th stage of shift register
11	O7	O	Latch output for 7th stage of shift register
12	O6	O	Latch output for 6th stage of shift register
13	O5	O	Latch output for 5th stage of shift register
14	O4	O	Latch output for 4th stage of shift register
15	O3	O	Latch output for 3rd stage of shift register
16	O2	O	Latch output for 2nd stage of shift register
17	O1	O	Latch output for 1st stage of shift register
18	V_{DD}	—	+ V_{DD} power supply

Note 1) O1 to O8 are open drain output, and when the shift register output is "H", the output level goes "L".

●Electrical characteristics (unless otherwise noted, Ta = 25°C, V_{DD} = 5.0V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Input low level voltage	V_{IL}	0	—	1.5	V	SIN, LATCH, EN
Input high level voltage	V_{IH}	3.5	—	5.0	V	SIN, LATCH, EN
Output low level current	I_{SL}	—	—	6	mA	SOUT (VL = 0.4)
Output high level current	I_{SH}	—	—	− 6	mA	SOUT (VL = V_{DD} − 0.4)
Schmitt trigger "H" threshold value	V_P	2.31	—	3.28	V	CK, RST
Schmitt trigger "L" threshold value	V_N	1.5	—	2.58	V	CK, RST
Schmitt trigger hysteresis width	V_H	0.35	0.75	—	V	CK, RST
Output low level voltage	V_{OL} V_{OL}	— —	— —	0.15 0.4	V V	O1 ~ O8I_D = 12mA O1 ~ O8I_D = 36mA
Output leakage current	I_L	—	—	± 10	μA	—
Current dissipation	I_{DD}	—	1	100	μA	V_{DD} or GND
Pull-up resistance	R_{UP}	35	50	68	kΩ	—
Pull-down resistance	R_{DN}	35	50	68	kΩ	—

●Timing characteristics (unless otherwise noted, Ta = 25°C, V_{DD} = 5.0V)

| Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Clock frequency	f	Input duty 50%			5	MHz
Clock pulse width	t_{cw}	—	100	—	—	ns
Latch pulse width	t_{rw}	—	100	—	—	ns
Data setup time	t_{su}	CK→SIN	100	—	—	ns
Data hold time	t_h	CK→SIN	100	—	—	ns
Clock latch time	t_{dtl}	—	100	—	—	ns

Fig.2 Timing conditions

●Switching characteristics (unless otherwise noted, Ta = 25°C, V_{DD} = 5.0V)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Output "L - H" propagation time Input CK to output SOUT	t_{SLH}		—	—	100	ns
Output "H - L" propagation time Input CK to output SOUT	t_{SPLH}		—	—	100	ns
Output "L - H" propagation time Input CK to output ON	t_{OLH}	V_{IH} = 5v	—	—	200	ns
Output "H - L" propagation time Input CK to output ON	t_{OHL}	V_{IL} = 0v	—	—	200	ns
Output "L - H" propagation time Input EN to output ON	t_{ELH}		—	—	100	ns
Output "H - L" propagation time Input EN to output ON	t_{EHL}		—	—	100	ns

Note) Measured with pull-up resistance of 1.0kΩ and load of 20pF applied to terminals O1 to O8.

Fig.3 Switching characteristic

ROHM

●Timing chart

Fig.4

●Input / output circuits

01 to 08 output   SOUT output

Pull-down input   Pull-up input

Fig.5

●Application example

Fig.6

●External dimensions (Units: mm)

BU2114

22.9 ± 0.3

18　　　　　　　10

6.5 ± 0.3

1　　　　　　　9

0.51Min.
3.29 ± 0.2 3.95 ± 0.3

2.54

0.5 ± 0.1

7.62

0.3 ± 0.1

0° ~ 15°

DIP18

BU2114F

11.2 ± 0.2

18　　　　　　10

7.8 ± 0.3

5.4 ± 0.2

1　　　　　　9

1.8 ± 0.1

0.11

1.27

0.4 ± 0.1

0.3Min.

0.15 ± 0.1

0.15

SOP18

Notes

● No technical content pages of this document may be reproduced in any form or transmitted by any means without prior permission of ROHM CO.,LTD.

● The contents described herein are subject to change without notice. The specifications for the product described in this document are for reference only. Upon actual use, therefore, please request that specifications to be separately delivered.

● Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.

● Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.

● Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, no express or implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by

● ROHM CO., LTD. is granted to any such buyer.

● Products listed in this document use silicon as a basic material.
Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of with would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

About Export Control Order in Japan

Products described herein are the objects of controlled goods in Annex 1 (Item 16) of Export Trade Control Order in Japan.
In case of export from Japan, please confirm if it applies to "objective" criteria or an "informed" (by MITI clause) on the basis of "catch all controls for Non-Proliferation of Weapons of Mass Destruction.