# **CBT3253A**

# Dual 1-of-4 FET multiplexer/demultiplexer Rev. 02 — 8 February 2007

**Product data sheet** 

#### **General description** 1.

The CBT3253A is a dual 1-of-4 high-speed TTL-compatible FET multiplexer/demultiplexer. The low on-resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

1<del>OE</del>, 2<del>OE</del>, S0, and S1 select the appropriate B output for the A-input data.

The CBT3253A is characterized for operation from -40 °C to +85 °C.

#### 2. **Features**

- $\blacksquare$  5  $\Omega$  switch connection between two ports
- TTL-compatible input levels
- Minimal propagation delay through the switch
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA

#### **Ordering information** 3.

Table 1. Ordering information

 $T_{amb} = -40 \,^{\circ}C$  to  $+85 \,^{\circ}C$ 


Type number	Topside	Package							
	mark	Name	Description	Version					
CBT3253AD	CBT3253AD	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1					
CBT3253ADB	C3253A	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1					
CBT3253ADS	CT3253A	SSOP16 <sup>[1]</sup>	plastic shrink small outline package; 16 leads; body width 3.9 mm; lead pitch 0.635 mm	SOT519-1					
CBT3253APW	CT3253A	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1					

<sup>[1]</sup> Also known as QSOP16.



#### **Dual 1-of-4 FET multiplexer/demultiplexer**


### 4. Functional diagram



#### **Dual 1-of-4 FET multiplexer/demultiplexer**

### 5. Pinning information

#### 5.1 Pinning



#### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1 <del>OE</del>	1	output enable (active LOW)
S1	2	select-control input
1B4, 1B3, 1B2, 1B1	3, 4, 5, 6	B outputs[1]
1A	7	A input
GND	8	ground (0 V)
2A	9	A input
2B1, 2B2, 2B3, 2B4	10, 11, 12, 13	B outputs
S0	14	select-control input
2 <del>OE</del>	15	output enable (active LOW)
V <sub>CC</sub>	16	positive supply voltage

<sup>[1]</sup> B outputs are inputs if A inputs are outputs.

#### **Dual 1-of-4 FET multiplexer/demultiplexer**

### 6. Functional description

Refer to Figure 1 "Logic diagram of CBT3253A (positive logic)"

#### 6.1 Function selection

Table 3. Function selection

H = HIGH state; L = LOW state; X = Don't Care

Inputs				Function			
1 <del>OE</del>	2OE	S1	S0				
Χ	Н	Χ	X	disconnect 1A and 2A			
Н	Χ	Χ	Χ	disconnect 1A and 2A			
L	L	L	L	1A to 1B1 and 2A to 2B1			
L	L	L	Н	1A to 1B2 and 2A to 2B2			
L	L	Н	L	1A to 1B3 and 2A to 2B3			
L	L	Н	Н	1A to 1B4 and 2A to 2B4			

### 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5 <mark>[1]</mark>	+7.0	V
I <sub>CCC</sub>	continuous current through each $V_{CC}$ or GND pin		-	128	mA
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-	-50	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C

<sup>[1]</sup> The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

### 8. Recommended operating conditions

Table 5. Operating conditions

All unused control inputs of the device must be held at  $V_{\rm CC}$  or GND to ensure proper device operation.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		4.5	-	5.5	V
$V_{IH}$	HIGH-level input voltage		2	-	-	V
$V_{IL}$	LOW-level input voltage		-	-	0.8	V
T <sub>amb</sub>	ambient temperature	operating in free air	-40	-	+85	°C

CBT3253A\_2 © NXP B.V. 2007. All rights reserved.

#### **Dual 1-of-4 FET multiplexer/demultiplexer**

#### 9. Static characteristics

Table 6. Static characteristics

 $T_{amb} = -40 \,^{\circ}C$  to +85  $^{\circ}C$ 

Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Max	Unit
$V_{IK}$	input clamping voltage	$V_{CC} = 4.5 \text{ V}; I_I = -18 \text{ mA}$	-	-	-1.2	V
$V_{pass}$	pass voltage	$V_I = V_{CC} = 5.5 \text{ V}; I_O = -100 \mu\text{A}$	3.4	3.6	3.9	V
I <sub>LI</sub>	input leakage current	$V_{CC} = 5 \text{ V}$ ; $V_I = 5.5 \text{ V}$ or GND	-	-	±1	μΑ
I <sub>CC</sub>	quiescent supply current	$V_{CC}$ = 5.5 V; $I_O$ = 0 mA; $V_I$ = $V_{CC}$ or GND	-	-	3	μΑ
$\Delta I_{CC}$	additional quiescent supply current (control inputs)	$V_{CC}$ = 5.5 V; one input at 3.4 V; other inputs at $V_{CC}$ or GND	[2] _	-	2.5	mA
C <sub>i</sub>	input capacitance (control pins)	$V_1 = 3 \text{ V or } 0 \text{ V}$	-	4.5	-	pF
$C_{io(off)}$	off-state input/output	A port; $V_O = 3 \text{ V or } 0 \text{ V}$ ; $\overline{OE} = V_{CC}$	-	11.4	-	pF
	capacitance	B port; $V_O = 3 \text{ V or } 0 \text{ V}$ ; $\overline{OE} = V_{CC}$	-	3.8	-	pF
$C_{\text{io(on)}}$	on-state input/output capacitance	A port and B port	-	18.6	-	pF
R <sub>on</sub>	ON-state resistance[3]	$V_{CC} = 4.5 \text{ V}; V_I = 0 \text{ V}; I_I = 64 \text{ mA}$	-	5	7	Ω
		$V_{CC} = 4.5 \text{ V}; V_I = 0 \text{ V}; I_I = 30 \text{ mA}$	-	5	7	Ω
		$V_{CC} = 4.5 \text{ V}; V_I = 2.4 \text{ V}; I_I = -15 \text{ mA}$	-	10	15	Ω

<sup>[1]</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{amb} = 25 \,^{\circ}\text{C}$ .

### 10. Dynamic characteristics

Table 7. Dynamic characteristics

 $V_{CC}$  = +5.0 V ± 0.5 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$t_{PD}$	propagation delay	from input (nA or nBn) to output (nBn or nA)	<u>[1]</u> -	-	0.25	ns
		from input (Sn) to output (nA or nBn)	1.2	-	6.2	ns
t <sub>en</sub>	enable time[2]	from input (Sn) to output (nA or nBn)	1.3	-	6.3	ns
		from input $(n\overline{OE})$ to output (nA or nBn)	1.4	-	6.4	ns
t <sub>dis</sub>	disable time[3]	from input (Sn) to output (nA or nBn)	1.1	-	7.2	ns
		from input (nOE) to output (nA or nBn)	1.0	-	7	ns

<sup>[1]</sup> The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

<sup>[2]</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

<sup>[3]</sup> Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. ON-state resistance is determined by the lowest voltage of the two (A or B) terminals.

<sup>[2]</sup> Output enable time to HIGH and LOW level.

<sup>[3]</sup> Output disable time from HIGH and LOW level.

#### **Dual 1-of-4 FET multiplexer/demultiplexer**

#### 10.1 AC waveforms

 $V_I = GND$  to 3.0 V.

t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.

t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.

t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>PD</sub>.





Fig 6. Input to output propagation delay




- (1) Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.
- (2) Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.

Fig 7. 3-state output enable and disable times

#### **Dual 1-of-4 FET multiplexer/demultiplexer**

### 11. Test information



Test data are given in Table 8.

All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz;  $Z_{o}$  = 50  $\Omega;$   $t_{f}$   $\leq$  2.5 ns;  $t_{f}$   $\leq$  2.5 ns.

The outputs are measured one at a time with one transition per measurement.

 $C_L$  = load capacitance includes jig and probe capacitance.

R<sub>L</sub> = load resistance.

Fig 8. Test circuit


Table 8. Test data

Test	Load		Switch
	CL	R <sub>L</sub>	
t <sub>PD</sub>	50 pF	500 Ω	open
t <sub>PLZ</sub> , t <sub>PZL</sub>	50 pF	500 Ω	7 V
t <sub>PHZ</sub> , t <sub>PZH</sub>	50 pF	500 Ω	open

### 12. Package outline

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	ø	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012			<del>99-12-27</del> 03-02-19

Fig 9. Package outline SOT109-1 (SO16)

© NXP B.V. 2007. All rights reserved.

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



-							٠-,												
	UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
	mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°


#### Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT338-1		MO-150			<del>99-12-27</del> 03-02-19	

Fig 10. Package outline SOT338-1 (SSOP16)

CBT3253A\_2 © NXP B.V. 2007. All rights reserved.






1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

REFERENCES				EUROPEAN	ISSUE DATE
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
					<del>99-05-04</del> 03-02-18
_	IEC				IEC JEDEC JEITA PROJECTION

Fig 11. Package outline SOT519-1 (SSOP16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	C	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT403-1		MO-153				<del>99-12-27</del> 03-02-18

Fig 12. Package outline SOT403-1 (TSSOP16)

#### **Dual 1-of-4 FET multiplexer/demultiplexer**

### 13. Soldering

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

#### 13.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

#### 13.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus PbSn soldering

#### 13.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

#### **Dual 1-of-4 FET multiplexer/demultiplexer**

#### 13.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 13</u>) than a PbSn process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 9 and 10

Table 9. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)				
	Volume (mm³)				
	< 350	≥ 350			
< 2.5	235	220			
≥ 2.5	220	220			


Table 10. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)					
	Volume (mm³)					
	< 350	350 to 2000	> 2000			
< 1.6	260	260	260			
1.6 to 2.5	260	250	245			
> 2.5	250	245	245			

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 13.

#### **Dual 1-of-4 FET multiplexer/demultiplexer**



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

### 14. Abbreviations

Table 11. Abbreviations

Acronym	Description
CDM	Charged Device Model
ESD	ElectroStatic Discharge
FET	Field-Effect Transistor
HBM	Human Body Model
MM	Machine Model
PRR	Pulse Rate Repetition
RC	Resistor-Capacitor network
TTL	Transistor-Transistor Logic

### Dual 1-of-4 FET multiplexer/demultiplexer

### 15. Revision history

#### Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
CBT3253A_2	20070208	Product data sheet	-	CBT3253A_1
Modifications:	NXP Semicor Legal texts ha Table 5 "Oper changed ( changed ( Table 6 "Stati Cio(off), A p		company name where a e" to "HIGH-level input vo" to "LOW-level input vo" 23.5 pF to 11.4 pF	/oltage"
CBT3253A_1 (9397 750 12919)	20051024	Product data sheet	-	-

#### **Dual 1-of-4 FET multiplexer/demultiplexer**

### 16. Legal information

#### 16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 16.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 17. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

#### **Dual 1-of-4 FET multiplexer/demultiplexer**

#### 18. Contents

1	General description 1
2	Features
3	Ordering information
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description
6	Functional description 4
6.1	Function selection 4
7	Limiting values 4
8	Recommended operating conditions 4
9	Static characteristics 5
10	Dynamic characteristics 5
10.1	AC waveforms
11	Test information 7
12	Package outline 8
13	Soldering 12
13.1	Introduction to soldering
13.2	Wave and reflow soldering 12
13.3	Wave soldering
13.4	Reflow soldering
14	Abbreviations14
15	Revision history
16	Legal information
16.1	Data sheet status
16.2	Definitions
16.3	Disclaimers
16.4	Trademarks
17	Contact information 16
12	Contents 17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

#### NXP:

<u>CBT3253AD CBT3253AD-T CBT3253ADB CBT3253ADB-T CBT3253ADS CBT3253ADS-T CBT3253APW-T CBT3253AD,112 CBT3253ADB,112 CBT3253ADB,118 CBT3253ADS,112 CBT3253ADS,118 CBT3253APW,112 CBT3253APW,118 CBT325APW,118 CBT325APW,11</u>