Is Now Part of

ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

November 1983
Revised October 2005

FAIRCHILD
SEMICONDUCTOR ™

CD4066BC
Quad Bilateral Switch

General Description

The CD4066BC is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with CD4016BC, but has a much lower "ON" resistance, and "ON" resistance is relatively constant over the input-signal range.

Features

- Wide supply voltage range   3V to 15V
- High noise immunity   0.45 V_{DD} (typ.)
- Wide range of digital and   ±7.5 V_{PEAK}
  analog switching
- "ON" resistance for 15V operation   80Ω
- Matched "ON" resistance $\Delta R_{ON} = 5Ω$ (typ.)
  over 15V signal input
- "ON" resistance flat over peak-to-peak signal range
- High "ON"/"OFF"   65 dB (typ.)
  output voltage ratio   @ $f_{is} = 10$ kHz, $R_L = 10$ kΩ
- Control Line Biasing:
  Switch On (Logic 1), $V_C = V_{DD}$
  Switch Off (Logic 0), $V_C = V_{SS}$

- High degree linearity   0.1% distortion (typ.)
  High degree linearity   @ $f_{is} = 1$ kHz, $V_{is} = 5V_{p-p}$,
  High degree linearity $V_{DD}–V_{SS} = 10V, R_L = 10$ kΩ
- Extremely low "OFF"   0.1 nA (typ.)
  switch leakage: @ $V_{DD}–V_{SS} = 10V, T_A = 25°C$
- Extremely high control input impedance $10^{12}Ω$(typ.)
- Low crosstalk   −50 dB (typ.)
  between switches   @ $f_{is} = 0.9$ MHz, $R_L = 1$ kΩ
- Frequency response, switch "ON"   40 MHz (typ.)

Applications

- Analog signal switching/multiplexing
  - Signal gating
  - Squelch control
  - Chopper
  - Modulator/Demodulator
  - Commutating switch
- Digital signal switching/multiplexing
- CMOS logic implementation
- Analog-to-digital/digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal-gain

Ordering Code:

Order Number	Package Number	Package Description
CD4066BCM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4066BCSJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4066BCN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram

Schematic Diagram

Absolute Maximum Ratings

(Note 1)

(Note 2)

Supply Voltage (V_{DD})	−0.5V to +18V
Input Voltage (V_{IN})	−0.5V to V_{CC}+0.5V
Storage Temperature Range (T_S)	−65°C to +150°C
Power Dissipation (P_D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature (T_L)	
(Soldering, 10 seconds)	300°C

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{DD})	3V to 15V
Input Voltage (V_{IN})	0V to V_{DD}
Operating Temperature Range (T_A)	−55°C to +125°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

**Note 2:** V_{SS} = 0V unless otherwise specified.

DC Electrical Characteristics (Note 2)

| Symbol	Parameter	Conditions	−55°C Min	−55°C Max	+25°C Min	+25°C Typ	+25°C Max	+125°C Min	+125°C Max	Units
I_{DD}	Quiescent Device Current	V_{DD} = 5V		0.25		0.01	0.25		7.5	μA
		V_{DD} = 10V		0.5		0.01	0.5		15	
		V_{DD} = 15V		1.0		0.01	1.0		30	
SIGNAL INPUTS AND OUTPUTS										
R_{ON}	"ON" Resistance	R_L = 10 kΩ to (V_{DD} − V_{SS}/2)								
		V_C = V_{DD}, V_{SS} to V_{DD}								
		V_{DD} = 5V		800		270	1050		1300	
		V_{DD} = 10V		310		120	400		550	Ω
		V_{DD} = 15V		200		80	240		320	
ΔR_{ON}	Δ"ON" Resistance Between Any 2 of 4 Switches	R_L = 10 kΩ to (V_{DD} − V_{SS}/2)								
		V_{CC} = V_{DD}, V_{IS} = V_{SS} to V_{DD}								
		V_{DD} = 10V				10				Ω
		V_{DD} = 15V				5				
I_{IS}	Input or Output Leakage Switch "OFF"	V_C = 0		±50		±0.1	±50		±500	nA
CONTROL INPUTS										
V_{ILC}	LOW Level Input Voltage	V_{IS} = V_{SS} and V_{DD}								
		V_{OS} = V_{DD} and V_{SS}								
		I_{IS} = ± 10μA								
		V_{DD} = 5V		1.5		2.25	1.5		1.5	
		V_{DD} = 10V		3.0		4.5	3.0		3.0	V
		V_{DD} = 15V		4.0		6.75	4.0		4.0	
V_{IHC}	HIGH Level Input Voltage	V_{DD} = 5V	3.5		3.5	2.75		3.5		
		V_{DD} = 10V (Note 7)	7.0		7.0	5.5		7.0		V
		V_{DD} = 15V	11.0		11.0	8.25		11.0		
I_{IN}	Input Current	$V_{DD} - V_{SS}$ = 15V		−0.1		-10^{-5}	−0.1		−0.1	μA
		$V_{DD} \geq V_{IS} \geq V_{SS}$		0.1		10^{-5}	0.1		0.1	
		$V_{DD} \geq V_C \geq V_{SS}$								

AC Electrical Characteristics (Note 3)

$T_A = 25°C$, $t_r = t_f = 20$ ns and $V_{SS} = 0V$ unless otherwise noted

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{PHL}, t_{PLH}	Propagation Delay Time Signal Input to Signal Output	$V_C = V_{DD}$, $C_L = 50$ pF, (Figure 1) $R_L = 200k$				
		$V_{DD} = 5V$		25	55	ns
		$V_{DD} = 10V$		15	35	ns
		$V_{DD} = 15V$		10	25	ns
t_{PZH}, t_{PZL}	Propagation Delay Time Control Input to Signal Output High Impedance to Logical Level	$R_L = 1.0$ kΩ, $C_L = 50$ pF, (Figure 2, Figure 3)				
		$V_{DD} = 5V$			125	ns
		$V_{DD} = 10V$			60	ns
		$V_{DD} = 15V$			50	ns
t_{PHZ}, t_{PLZ}	Propagation Delay Time Control Input to Signal Output Logical Level to High Impedance	$R_L = 1.0$ kΩ, $C_L = 50$ pF, (Figure 2, Figure 3)				
		$V_{DD} = 5V$			125	ns
		$V_{DD} = 10V$			60	ns
		$V_{DD} = 15V$			50	ns
	Sine Wave Distortion	$V_C = V_{DD} = 5V$, $V_{SS} = -5V$ $R_L = 10$ kΩ, $V_{IS} = 5V_{p-p}$, f= 1 kHz, (Figure 4)		0.1		%
	Frequency Response-Switch "ON" (Frequency at –3 dB)	$V_C = V_{DD} = 5V$, $V_{SS} = -5V$, $R_L = 1$ kΩ, $V_{IS} = 5V_{p-p}$, $20 \log_{10} V_{OS}/V_{OS}$ (1 kHz)–dB, (Figure 4)		40		MHz
	Feedthrough — Switch "OFF" (Frequency at –50 dB)	$V_{DD} = 5.0V$, $V_{CC} = V_{SS} = -5.0V$, $R_L = 1$ kΩ, $V_{IS} = 5.0V_{p-p}$, $20 \log_{10}$, $V_{OS}/V_{IS} = -50$ dB, (Figure 4)		1.25		MHz
	Crosstalk Between Any Two Switches (Frequency at –50 dB)	$V_{DD} = V_{C(A)} = 5.0V$; $V_{SS} = V_{C(B)} = 5.0V$, $R_L 1$ kΩ, $V_{IS(A)} = 5.0\ V_{p-p}$, $20 \log_{10}$, $V_{OS(B)}/V_{IS(A)} = -50$ dB (Figure 5)		0.9		MHz
	Crosstalk; Control Input to Signal Output	$V_{DD} = 10V$, $R_L = 10$ kΩ, $R_{IN} = 1.0$ kΩ, $V_{CC} = 10V$ Square Wave, $C_L = 50$ pF (Figure 6)		150		mV_{p-p}
	Maximum Control Input	$R_L = 1.0$ kΩ, $C_L = 50$ pF, (Figure 7) $V_{OS(f)} = ½ V_{OS}(1.0$ kHz)				
		$V_{DD} = 5.0V$		6.0		MHz
		$V_{DD} = 10V$		8.0		MHz
		$V_{DD} = 15V$		8.5		MHz
C_{IS}	Signal Input Capacitance			8.0		pF
C_{OS}	Signal Output Capacitance	$V_{DD} = 10V$		8.0		pF
C_{IOS}	Feedthrough Capacitance	$V_C = 0V$		0.5		pF
C_{IN}	Control Input Capacitance			5.0	7.5	pF

Note 3: AC Parameters are guaranteed by DC correlated testing.

Note 4: These devices should not be connected to circuits with the power "ON".

Note 5: In all cases, there is approximately 5 pF of probe and jig capacitance in the output; however, this capacitance is included in C_L wherever it is specified.

Note 6: V_{IS} is the voltage at the in/out pin and V_{OS} is the voltage at the out/in pin. V_C is the voltage at the control input.

Note 7: Conditions for V_{IHC}: a) $V_{IS} = V_{DD}$, $I_{OS} = $ standard B series I_{OH} b) $V_{IS} = 0V$, $I_{OL} = $ standard B series I_{OL}.

CD4066BC

Typical Performance Characteristics

"ON" Resistance vs Signal Voltage for $T_A = 25°C$

"ON" Resistance as a Function of Temperature for $V_{DD}-V_{SS} = 15V$

"ON" Resistance as a Function of Temperature for $V_{DD}-V_{SS} = 10V$

"ON" Resistance as a Function of Temperature for $V_{DD}-V_{SS} = 5V$

Special Considerations

In applications where separate power sources are used to drive V_{DD} and the signal input, the V_{DD} current capability should exceed V_{DD}/R_L (R_L = effective external load of the 4 CD4066BC bilateral switches). This provision avoids any permanent current flow or clamp action of the V_{DD} supply when power is applied or removed from CD4066BC.

In certain applications, the external load-resistor current may include both V_{DD} and signal-line components. To avoid drawing V_{DD} current when switch current flows into terminals 1, 4, 8 or 11, the voltage drop across the bidirectional switch must not exceed 0.6V at $T_A \leq 25°C$, or 0.4V at $T_A > 25°C$ (calculated from R_{ON} values shown).

No V_{DD} current will flow through R_L if the switch current flows into terminals 2, 3, 9 or 10.

AC Test Circuits and Switching Time Waveforms

FIGURE 1. t_{PHL}, t_{PLH} Propagation Delay Time Signal Input to Signal Output

FIGURE 2. t_{PZH}, t_{PHZ} Propagation Delay Time Control to Signal Output

FIGURE 3. t_{PZL}, t_{PLZ} Propagation Delay Time Control to Signal Output

$V_C = V_{DD}$ for distortion and frequency response tests

$V_C = V_{SS}$ for feedthrough test

FIGURE 4. Sine Wave Distortion, Frequency Response and Feedthrough

AC Test Circuits and Switching Time Waveforms (Continued)

**FIGURE 5. Crosstalk Between Any Two Switches**

**FIGURE 6. Crosstalk: Control Input to Signal Output**

FIGURE 7. Maximum Control Input Frequency

Physical Dimensions inches (millimeters) unless otherwise noted

$\dfrac{0.335 - 0.344}{(8.509 - 8.738)}$

14 13 12 11 10 9 8

$\dfrac{0.228 - 0.244}{(5.791 - 6.198)}$

LEAD NO. 1
IDENT

1 2 3 4 5 6 7

30°
TYP

$\dfrac{0.010}{(0.254)}$ MAX

$\dfrac{0.150 - 0.157}{(3.810 - 3.988)}$

$\dfrac{0.010 - 0.020}{(0.254 - 0.508)} \times 45°$

8° MAX TYP
ALL LEADS

$\dfrac{0.008 - 0.010}{(0.203 - 0.254)}$
TYP ALL LEADS

$\dfrac{0.004}{(0.102)}$
ALL LEAD TIPS

$\dfrac{0.016 - 0.050}{(0.406 - 1.270)}$
TYP ALL LEADS

$\dfrac{0.053 - 0.069}{(1.346 - 1.753)}$

SEATING
PLANE

$\dfrac{0.014}{(0.356)}$

$\dfrac{0.050}{(1.270)}$
TYP

$\dfrac{0.008}{(0.203)}$ TYP

$\dfrac{0.004 - 0.010}{(0.102 - 0.254)}$

$\dfrac{0.014 - 0.020}{(0.356 - 0.508)}$ TYP

M14A (REV H)

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M14A

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

10.2±0.1
-A-

1.1 TYP

14

8

7.8

5.3±0.1
-B-

3.9

PIN #1 IDENT.

1

7

⌒ 0.2 C B A
ALL LEAD TIPS

LAND PATTERN RECOMMENDATION

14   13   9   8

5.01 TYP

9.27 TYP

(2.13 TYP)

1   2   6   7

1.27 TYP

0.6 TYP

ALL LEAD TIPS
⌒ 0.1 C

2.1 MAX.

1.8±0.1

-C-

0.15±0.05

1.27 TYP

0.35-0.51

⊕ 0.12 Ⓜ C A

DIMENSIONS ARE IN MILLIMETERS

SEE DETAIL A

0.15-0.25

7° TYP

GAGE PLANE

0° -8° TYP

0.25

0.60±0.15

SEATING PLANE

1.25

DETAIL A

NOTES:
A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

M14DRevB1

Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M14D

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

0.740 − 0.770
(18.80 − 19.56)

0.090
(2.286)

14 13 12 11 10 9 8

0.250 ± 0.010
(6.350 ± 0.254)

PIN NO. 1
IDENT

1 2 3 4 5 6 7

0.092
(2.337) DIA

0.030
(0.762) MAX DEPTH

OPTION 1

INDEX AREA

14 13 12

PIN NO. 1
IDENT

1 2 3

OPTION 02

0.135 ± 0.005
(3.429 ± 0.127)

0.145 − 0.200
(3.683 − 5.080)

0.060
(1.524) TYP

4° TYP
OPTIONAL

0.020
(0.508) MIN

0.125 − 0.150
(3.175 − 3.810)

90° ± 4° TYP

0.014 − 0.023
(0.356 − 0.584) TYP

0.075 ± 0.015
(1.905 ± 0.381)

0.050 ± 0.010
(1.270 − 0.254) TYP

0.100 ± 0.010
(2.540 ± 0.254) TYP

0.300 − 0.320
(7.620 − 8.128)

0.065
(1.651)

95° ± 5°

0.008 − 0.016
(0.203 − 0.406) TYP

0.280
(7.112) MIN

0.325 +0.040 −0.015
(8.255 +1.016 −0.381)

N14A (REV F)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

PUBLICATION ORDERING INFORMATION

© Semiconductor Components Industries, LLC

www.onsemi.com