

CY14B101KA/CY14B101MA

1-Mbit (128K \times 8/64K \times 16) nvSRAM with Real Time Clock

Features


- 1-Mbit nonvolatile static random access memory (nvSRAM)
 - □ 25 ns and 45 ns access times
 - Internally organized as 128 K x 8 (CY14B101KA) or 64 K x 16 (CY14B101MA)
 - ☐ Hands off automatic STORE on power-down with only a small capacitor
 - □ STORE to QuantumTrap nonvolatile elements is initiated by software, hardware, or AutoStore on power-down
- □ RECALL to SRAM initiated on power-up or by software
- High reliability
 - □ Infinite Read, Write, and RECALL cycles
 - ☐ 1 million STORE cycles to QuantumTrap
 - □ 20 year data retention
- Real time clock (RTC)
 - □ Full featured real time clock
 - Watchdog timer
 - □ Clock alarm with programmable interrupts
 - Capacitor or battery backup for RTC
 - □ Backup current of 0.35 µA (Typ)

- Industry standard configurations
 - ☐ Single 3 V +20%, -10% operation
- Industrial temperature
- Packages
 - 44-/54-pin thin small outline package (TSOP II)
- 48-Pin shrink small-outline package (SSOP)
- Pb-free and restriction of hazardous substances (RoHS) compliant

Functional Description

The Cypress CY14B101KA/CY14B101MA combines a 1-Mbit nvSRAM with a full featured real time clock in a monolithic integrated circuit. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM is read and written an infinite number of times, while independent nonvolatile data resides in the nonvolatile elements.

The real time clock function provides an accurate clock with leap year tracking and a programmable, high accuracy oscillator. The alarm function is programmable for periodic minutes, hours, days, or months alarms. There is also a programmable watchdog timer for process control.



Votes

- 1. Address A₀ A₁₆ for ×8 configuration and Address A₀ A₁₅ for ×16 configuration.
 2. <u>Data</u> DQ₀ DQ₇ for ×8 configuration and Data DQ₀ DQ₁₅ for ×16 configuration.
 3. <u>BHE</u> and <u>BLE</u> are applicable for ×16 configuration only.

Cypress Semiconductor Corporation Document #: 001-42880 Rev. *H

198 Champion Court

San Jose, CA 95134-1709

408-943-2600 Revised January 21, 2011

CY14B101KA/CY14B101MA



Contents


Pinouts	3
Pin Definitions	3
Device Operation	4
SRAM Read	4
SRAM Write	4
AutoStore Operation	4
Hardware STORE (HSB) Operation	5
Hardware RECALL (Power-Up)	5
Software STORE	
Software RECALL	5
Preventing AutoStore	6
Data Protection	
Noise Considerations	7
Real Time Clock Operation	7
nvTIME Operation	7
Clock Operations	7
Reading the Clock	7
Setting the Clock	7
Backup Power	
Stopping and Starting the Oscillator	8
Calibrating the Clock	8
Alarm	8
Watchdog Timer	8
Power Monitor	9
Interrupts	9
Flags Register	10
Best Practices	15

Maximum Ratings	16
Operating Range	16
DC Electrical Characteristics	16
Data Retention and Endurance	17
Capacitance	17
Thermal Resistance	17
AC Test Conditions	17
RTC Characteristics	18
AC Switching Characteristics	19
SRAM Read Cycle	19
SRAM Write Cycle	
AutoStore/Power-Up RECALL	22
Software Controlled STORE/RECALL Cycle	23
Hardware STORE Cycle	24
Truth Table For SRAM Operations	25
Ordering Information	26
Package Diagrams	27
Acronyms	28
Document Conventions	28
Units of Measure	28
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	31
Products	31
DCaC Calutiana	24



Pinouts

Figure 1. Pin Diagram - 44-Pin, 54-Pin TSOP II, and 48-Pin SSOP



Pin Definitions

Pin Name	I/O Type	Description
A ₀ - A ₁₆	Input	Address inputs. Used to select one of the 131,072 Bytes of the nvSRAM for x8 configuration.
$A_0 - A_{15}$	iliput	Address inputs. Used to select one of the 65,536 Words of the nvSRAM for x16 configuration.
$DQ_0 - DQ_7$	Innut/Output	Bidirectional data I/O Lines for x8 configuration. Used as input or output lines depending on operation.
$DQ_0 - DQ_{15}$	Input/Output	Bidirectional data I/O Lines for ×16 configuration. Used as input or output lines depending on operation.
NC	No connect	No connects. This pin is not connected to the die.
WE	Input	Write Enable input, Active LOW. When the chip is enabled and $\overline{\text{WE}}$ is LOW, data on the I/O pins is written to the specific address location.
CE	Input	Chip Enable input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌE	Input	Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. Deasserting OE HIGH causes the I/O pins to tristate.
BHE	Input	Byte High Enable, Active LOW. Controls DQ15 - DQ8.
BLE	Input	Byte Low Enable, Active LOW. Controls DQ7 - DQ0.
X _{out}	Output	Crystal connection. Drives crystal on start up.
X _{in}	Input	Crystal connection. For 32.768 kHz crystal.
V _{RTCcap}	Power supply	Capacitor supplied backup RTC supply voltage. Left unconnected if V _{RTCbat} is used.
V _{RTCbat}	Power supply	Battery supplied backup RTC supply voltage. Left unconnected if V _{RTCcap} is used.

Notes

- 4. Address expansion for 2 Mbit. NC pin not connected to die.
- 5. Address expansion for 4 Mbit. NC pin not connected to die.
- 6. Address expansion for 8 Mbit. NC pin not connected to die.
- 7. Address expansion for 16 Mbit. NC pin not connected to die.



Pin Definitions (continued)

Pin Name	I/O Type	Description
INT	Output	Interrupt output. Programmable to respond to the clock alarm, the watchdog timer, and the power monitor. Also programmable to either active HIGH (push or pull) or LOW (open drain).
V _{SS}	Ground	Ground for the device. Must be connected to the ground of the system.
V _{CC}	Power supply	Power supply inputs to the device. 3.0 V +20%, -10%
HSB	Input/Output	Hardware STORE Busy (HSB). When LOW this output indicates that a Hardware STORE is in progress. When pulled LOW external to the chip it initiates a nonvolatile STORE operation. After each Hardware and Software STORE operation HSB is driven HIGH for short time (t _{HHHD}) with standard output high current and then weak internal pull-up resistor keeps this pin HIGH (External pull-up resistor connection optional).
V _{CAP}	Power supply	AutoStore capacitor. Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.

Device Operation

The CY14B101KA/CY14B101MA nvSRAM is made up of two functional components paired in the same physical cell. These are a SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations SRAM read and write operations are inhibited. The CY14B101KA/CY14B101MA supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to 1 million STORE operations. Refer the Truth Table For SRAM Operations on page 25 for a complete description of read and write modes.

SRAM Read

The CY1 $\underline{4B101}$ KA/CY14B101MA performs \underline{a} read cycle whenever \overline{CE} and \overline{OE} are LOW, and \overline{WE} and \overline{HSB} are HIGH. The address specified on pins A_{0-16} or A_{0-15} determines which of the 131,072 data bytes or 65,536 words of 16 bits each are accessed. Byte enables (\overline{BHE} , \overline{BLE}) determine which bytes are enabled to the output, in the case of 16-bit words. When the read is initiated by an address transition, the outputs are valid after a delay of t_{AA} (read cycle #1). If the read is initiated by \overline{CE} or \overline{OE} , the outputs are valid at t_{ACE} or at t_{DOE} , whichever is later (read cycle #2). The data output repeatedly responds to address changes within the t_{AA} access time without the need for transitions on any control input pins. This remains valid until another address change or until \overline{CE} or \overline{OE} is brought HIGH, or \overline{WE} or HSB is brought LOW.

SRAM Write

A write cycle is performed when CE and WE are LOW and HSB is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until CE or WE goes HIGH at the end of the cycle. The data on the common I/O pins IO₀₋₇ are written into the memory if it is valid t_{SD} before the end of a WE-controlled write, or before the end of an CE-controlled write. The Byte Enable inputs (BHE, BLE) determine which bytes are written, in the case of 16-bit words. It is recommended that OE be kept HIGH during the entire write cycle to avoid data bus

contention on common I/O lines. If $\overline{\text{OE}}$ is left LOW, internal circuitry turns off the output buffers t_{HZWE} after WE goes LOW.

AutoStore Operation

The CY14B101KA/CY14B101MA stores data to the nvSRAM using one of three storage operations. <u>These</u> three operations are: Hardware STORE, activated by the HSB; Software STORE, activated by an address sequence; AutoStore, on device power-down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B101KA/CY14B101MA.

During a normal operation, the device draws current from V_{CC} to charge a capacitor connected to the V_{CAP} pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the V_{CC} pin drops below V_{SWITCH} , the part automatically disconnects the V_{CAP} pin from V_{CC} . A STORE operation is initiated with power provided by the V_{CAP} capacitor.

Note If the capacitor is not connected to V_{CAP} pin, AutoStore must be disabled using the soft sequence specified in Preventing AutoStore on page 6. In case AutoStore is enabled without a capacitor on V_{CAP} pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This corrupts the data stored in nvSRAM.

Figure 2. AutoStore Mode






Figure 2 shows the proper connection of the storage capacitor (V_{CAP}) for automatic STORE operation. Refer to DC Electrical Characteristics on page 16 for the size of the V_{CAP} . The voltage on the V_{CAP} pin is driven to V_{CC} by a regulator on the chip. A pull-up should be placed on WE to hold it inactive during power-up. This pull-up is only effective if the WE signal is tristate during power-up. Many MPUs tristate their controls on power-up. This should be verified when using the pull-up. When the nvSRAM comes out of power-on-RECALL, the MPU must be active or the WE held inactive until the MPU comes out of reset.

To reduce unnecessary nonvolatile stores, AutoStore and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place.

The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress.

Hardware STORE (HSB) Operation

The CY14B101KA/CY14B101MA provides the \overline{HSB} \overline{pin} to control and acknowledge the STORE operations. The \underline{HSB} \overline{pin} is used to request a Hardware STORE cycle. When the HSB \overline{pin} is driven LOW, the CY14B101KA/CY14B101MA conditionally initiates a STORE operation after t_{DELAY} . An actual STORE cycle begins only if a write to the SRAM \overline{has} taken place since the last STORE or RECALL cycle. The \overline{HSB} \overline{pin} also acts as an open drain driver (internal 100 k Ω weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

Note After each Hardware and Software STORE operation HSB is driven HIGH for a short time (t_{HHHD}) with standard output high current and then remains HIGH by internal 100 k Ω pull-up resistor.

SRAM write operations that are in progress when $\overline{\text{HSB}}$ is driven LOW by any means are given time (t_{DELAY}) to complete before the STORE operation <u>is initiated</u>. However, any SRAM <u>write</u> cycles requested after HSB goes LOW are in<u>hibited</u> until HSB returns HIGH. In case the write latch is not set, HSB is not driven LOW by the CY14B101KA/CY14B101MA. But any SRAM read and write cycles are inhibited until HSB is returned HIGH by MPU or other external source.

During any STORE operation, regardless of how it is initiated, the CY14B101KA/CY14B101MA continues to drive the HSB pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, the nvSRAM memory access is inhibited for t_{LZHSB} time after HSB pin returns HIGH. Leave the HSB unconnected if it is not used.

Hardware RECALL (Power-Up)

During power-up or after any low power condition (V_{CC} < V_{SWITCH}), an internal RECALL request is latched. When V_{CC} again exceeds the V_{SWITCH} on powerup, a RECALL cycle is automatically initiated and takes $t_{HRECALL}$ to complete. During this time, the HSB pin is driven LOW by the HSB driver and all reads and writes to nvSRAM are inhibited.

Software STORE

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The CY14B101KA/CY14B101MA Software STORE cycle is initiated by executing sequential CE or OE controlled read cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. After a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place.

To initiate the Software STORE cycle, the following read sequence must be performed:

- Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8FC0 Initiate STORE cycle

The software sequence may be clocked with CE controlled reads or OE controlled reads, with WE kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. HSB is driven LOW. After the t_{STORE} cycle time is fulfilled, the SRAM is activated again for the read and write operation.

Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A Software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4C63 Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared. Next, the nonvolatile information is transferred into the SRAM cells. After the t_{RECALL} cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.



Table 1. Mode Selection

CE	WE	OE	BHE, BLE ^[8]	A ₁₅ - A ₀ ^[9]	Mode	I/O	Power
Н	X	Х	Х	X	Not selected	Output high Z	Standby
L	Н	L	L	Х	Read SRAM	Output data	Active
L	L	Х	L	Х	Write SRAM	Input data	Active
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output data	Active ^[10]
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output data	Active ^[10]
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output data Output data Output data Output data Output data Output data Output high Z	Active I _{CC2} ^[10]
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output data Output data Output data Output data Output data Output high Z	Active ^[10]

Preventing AutoStore

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8B45 AutoStore Disable

The AutoStore is reenabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the Software RECALL initiation.

To initiate the AutoStore enable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or reenabled, a manual STORE operation (Hardware or Software) issued to save the AutoStore state through subsequent power-down cycles. The part comes from the factory with AutoStore enabled.

Notes

- 8. BHE and BLE are applicable for x16 configuration only.
- 9. While there are 17 address lines on the CY14B101KA (16 address lines on the CY14B101MA), only the 13 address lines (A₁₄ A₂) are used to control software modes. The remaining address lines are don't care.
- 10. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.



Data Protection

The CY14B101KA/CY14B101MA protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and write operations. The low voltage condition is detected when V_{CC} is less than V_{SWITCH} . If the CY14B101KA/CY14B101MA is in a write mode (both CE and WE are LOW) at power-up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after t_{LZHSB} (HSB to output active). This protects against inadvertent writes during power-up or brown out conditions.

Noise Considerations

Refer to CY application note AN1064.

Real Time Clock Operation

nvTIME Operation

The CY14B101KA/CY14B101MA offers internal registers that contain clock, alarm, watchdog, interrupt, and control functions. RTC registers use the last 16 address locations of the SRAM. Internal double buffering of the clock and timer information registers prevents accessing transitional internal clock data during a read or write operation. Double buffering also circumvents disrupting normal timing counts or the clock accuracy of the internal clock when accessing clock data. Clock and alarm registers store data in BCD format.

RTC functionality is described with respect to CY14B101KA in the following sections. The same description applies to CY14B101MA, except for the RTC register addresses. The RTC register addresses for CY14B101KA range from 0x1FFF0 to 0x1FFFF, while those for CY14B101MA range from 0x0FFF0 to 0x0FFFF. Refer to Table 3 on page 11 and Table 4 on page 12 for a detailed Register Map description.

Clock Operations

The clock registers maintain time up to 9,999 years in one second increments. The time can be set to any calendar time and the clock automatically keeps track of days of the week and month, leap years, and century transitions. There are eight registers dedicated to the clock functions, which are used to set time with a write cycle and to read time during a read cycle. These registers contain the time of day in BCD format. Bits defined as '0' are currently not used and are reserved for future use by Cypress.

Reading the Clock

The double buffered RTC register structure reduces the chance of reading incorrect data from the clock. Stop internal updates to the CY14B101KA time keeping registers before reading clock data, to prevent reading of data in transition. Stopping the register updates does not affect clock accuracy.

The updating process is stopped by writing a '1' to the read bit 'R' (in the flags register at 0x1FFF0), and does not restart until a '0' is written to the read bit. The RTC registers are then read while the internal clock continues to run. After a '0' is written to the read bit ('R'), all RTC registers are simultaneously updated within 20 ms.

Setting the Clock

Setting the write bit 'W' (in the flags register at 0x1FFF0) to a '1' stops updates to the time keeping registers and enables the time to be set. The correct day, date, and time is then written into the registers and must be in 24-hour BCD format. The time written is referred to as the "Base Time". This value is stored in nonvolatile registers and used in the calculation of the current time. Resetting the write bit to '0' transfers the values of timekeeping registers to the actual clock counters, after which the clock resumes normal operation.

If the time written to the timekeeping registers is not in the correct BCD format, each invalid nibble of the RTC registers continue counting to 0xF before rolling over to 0x0 after which RTC resumes normal operation.

Note After 'W' bit is set to '0', values written into the timekeeping, alarm, calibration, and interrupt registers are transfered to the RTC time keeping counters in t_{RTCp} time. These counter values must be saved to nonvolatile memory either by initiating a Software/Hardware STORE or AutoStore operation. While working in AutoStore disabled mode, perform a STORE operation after t_{RTCp} time while writing into the RTC registers for the modifications to be correctly recorded.

Backup Power

The RTC in the CY14B101KA is intended for permanently powered operation. The V_{RTCcap} or V_{RTCbat} pin is connected depending on whether a capacitor or battery is chosen for the application. When the primary power, V_{CC} , fails and drops below V_{SWITCH} the device switches to the backup power supply.

The clock oscillator uses very little current, which maximizes the backup time available from the backup source. Regardless of the clock operation with the primary source removed, the data stored in the nvSRAM is secure, having been stored in the nonvolatile elements when power was lost.

During backup operation, the CY14B101KA consumes 0.35 microamps (Typical) at room temperature. The user must choose capacitor or battery values according to the application.

Backup time values based on maximum current specifications are shown in the following table. Nominal backup times are approximately two times longer.

Table 2. RTC Backup Time

Capacitor Value	Backup Time
0.1 F	72 hours
0.47 F	14 days
1.0 F	30 days

Using a capacitor has the obvious advantage of recharging the backup source each time the system is powered up. If a battery is used, a 3 V lithium is recommended and the CY14B101KA sources current only from the battery when the primary power is removed. However, the battery is not recharged at any time by the CY14B101KA. The battery capacity must be chosen for total anticipated cumulative down time required over the life of the system.



Stopping and Starting the Oscillator

The OSCEN bit in the calibration register at 0x1FFF8 controls the enable and disable of the oscillator. This bit is nonvolatile and is shipped to customers in the "enabled" (set to 0) state. To preserve the battery life when the system is in storage, OSCEN must be set to '1'. This turns off the oscillator circuit, extending the battery life. If the OSCEN bit goes from disabled to enabled, it takes approximately one second (two seconds maximum) for the oscillator to start.

While system power is off, if the voltage on the backup supply (V_{RTCcap} or V_{RTCbat}) falls below their respective minimum level, the oscillator may fail. The CY14B101KA has the ability to detect oscillator failure when system power is restored. This is recorded in the oscillator fail bit (OSCF) of the flags register at the address 0x1FFF0. When the device is powered on (V_{CC} goes above V_{SWITCH}) the OSCEN bit is checked for "enabled" status. If the OSCEN bit is enabled and the oscillator is not active within the first 5 ms, the OSCF bit is set to '1'. The system must check for this condition and then write '0' to clear the flag. Note that in addition to setting the OSCF flag bit, the time registers are reset to the "Base Time" (see Setting the Clock on page 7), which is the value last written to the timekeeping registers. The control or calibration registers and the OSCEN bit are not affected by the 'oscillator failed' condition.

Reset the value of OSCF to '0' when the time registers are written for the first time. This initializes the state of this bit which may have become set when the system was first powered on.

To reset OSCF, set the write bit 'W' (in the flags register at 0x1FFF0) to a '1' to enable writes to the Flag register. Write a '0' to the OSCF bit and then reset the write bit to '0' to disable writes.

Calibrating the Clock

The RTC is driven by a quartz controlled crystal with a nominal frequency of 32.768 kHz. Clock accuracy depends on the quality of the crystal and calibration. The crystals available in market typically have an error of ± 20 ppm to ± 35 ppm. However, CY14B101KA employs a calibration circuit that improves the accuracy to $\pm 1/-2$ ppm at 25 °C. This implies an error of ± 2.5 seconds to ± 3 0 seconds per month.

The calibration circuit adds or subtracts counts from the oscillator divider circuit to achieve this accuracy. The number of pulses that are suppressed (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in calibration register at 0x1FFF8. The calibration bits occupy the five lower order bits in the calibration register. These bits are set to represent any value between '0' and 31 in binary form. Bit D5 is a sign bit, where a '1' indicates positive calibration and a '0' indicates negative calibration. Adding counts speeds the clock up and subtracting counts slows the clock down. If a binary '1' is loaded into the register, it corresponds to an adjustment of 4.068 or -2.034 ppm offset in oscillator error, depending on the sign.

Calibration occurs within a 64-minute cycle. The first 62 minutes in the cycle may, once per minute, have one second shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first two minutes of the 64-minute cycle are modified. If a binary 6 is loaded, the first 12 are affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every

125,829,120 actual oscillator cycles, that is, 4.068 or –2.034 ppm of adjustment per calibration step in the calibration register.

To determine the required calibration, the CAL bit in the flags register (0x1FFF0) must be set to '1'. This causes the INT pin to toggle at a nominal frequency of 512 Hz. Any deviation measured from the 512 Hz indicates the degree and direction of the required correction. For example, a reading of 512.01024 Hz indicates a +20 ppm error. Hence, a decimal value of -10 (001010b) must be loaded into the calibration register to offset this error.

Note Setting or changing the calibration register does not affect the test output frequency.

To set or clear CAL, set the write bit 'W' (in the flags register at 0x1FFF0) to '1' to enable writes to the flags register. Write a value to CAL, and then reset the write bit to '0' to disable writes.

Alarm

The alarm function compares user programmed values of alarm time and date (stored in the registers 0x1FFF1-5) with the corresponding time of day and date values. When a match occurs, the alarm internal flag (AF) is set and an interrupt is generated on INT pin if alarm interrupt enable (AIE) bit is set.

There are four alarm match fields - date, hours, minutes, and seconds. Each of these fields has a match bit that is used to determine if the field is used in the alarm match logic. Setting the match bit to '0' indicates that the corresponding field is used in the match process. Depending on the match bits, the alarm occurs as specifically as once a month or as frequently as once every minute. Selecting none of the match bits (all 1s) indicates that no match is required and therefore, alarm is disabled. Selecting all match bits (all 0s) causes an exact time and date match

There are two ways to detect an alarm event: by reading the AF flag or monitoring the INT pin. The AF flag in the flags register at 0x1FFF0 indicates that a date or time match has occurred. The AF bit is set to '1' when a match occurs. Reading the flags register clears the alarm flag bit (and all others). A hardware interrupt pin may also be used to detect an alarm event.

To set, clear or enable an alarm, set the 'W' bit (in flags register - 0x1FFF0) to '1' to enable writes to alarm registers. After writing the alarm value, clear the 'W' bit back to '0' for the changes to take effect.

Note CY14B101KA requires the alarm match bit for seconds (0x1FFF2 - D7) to be set to '0' for proper operation of alarm flag and Interrupt.

Watchdog Timer

The watchdog timer is a free running down counter that uses the 32 Hz clock (31.25 ms) derived from the crystal oscillator. The oscillator must be running for the watchdog to function. It begins counting down from the value loaded in the watchdog timer register.

The timer consists of a loadable register and a free running counter. On power-up, the watchdog time out value in register 0x1FFF7 is loaded into the counter load register. Counting begins on power-up and restarts from the loadable value any time the watchdog strobe (WDS) bit is set to '1'. The counter is compared to the terminal value of '0'. If the counter reaches this value, it causes an internal flag and an optional interrupt output.




You can prevent the time out interrupt by setting WDS bit to '1' prior to the counter reaching '0'. This causes the counter to reload with the watchdog time out value and to be restarted. As long as the user sets the WDS bit prior to the counter reaching the terminal value, the interrupt and WDT flag never occur.

New time out values are written by setting the watchdog write bit to '0'. When the WDW is '0', new writes to the watchdog time out value bits D5-D0 are enabled to modify the time out value. When WDW is '1', writes to bits D5-D0 are ignored. The WDW function enables a user to set the WDS bit without concern that the watchdog timer value is modified. A logical diagram of the watchdog timer is shown in Figure 3. Note that setting the watchdog time out value to '0' disables the watchdog function.

The output of the watchdog timer is the flag bit WDF that is set if the watchdog is allowed to time out. If the watchdog interrupt enable (WIE) bit in the interrupt register is set, a hardware interrupt on INT pin is also generated on watchdog timeout. The flag and the hardware interrupt are both cleared when user reads the flags registers.

Figure 3. Watchdog Timer Block Diagram



Power Monitor

The CY14B101KA provides a power management scheme with power fail interrupt capability. It also controls the internal switch to backup power for the clock and protects the memory from low V_{CC} access. The power monitor is based on an internal band gap reference circuit that compares the V_{CC} voltage to V_{SWITCH}

As described in the AutoStore Operation on page 4, when V_{SWITCH} is reached as V_{CC} decays from power loss, a data STORE operation is initiated from SRAM to the nonvolatile elements, securing the last SRAM data state. Power is also switched from V_{CC} to the backup supply (battery or capacitor) to operate the RTC oscillator.

When operating from the backup source, read and write operations to nvSRAM are inhibited and the RTC functions are not available to the user. The RTC clock continues to operate in the background. The updated RTC time keeping registers data are available to the user after $V_{\rm CC}$ is restored to the device (see AutoStore/Power-Up RECALL on page 22).

Interrupts

The CY14B101KA has flags register, interrupt register and interrupt logic that can signal interrupt to the microcontroller. There are three potential sources for interrupt: watchdog timer, power monitor, and alarm timer. Each of these can be individually enabled to drive the INT pin by appropriate setting in the Interrupt register (0x1FFF6). In addition, each has an associated flag bit in the flags register (0x1FFF0) that the host processor uses to determine the cause of the interrupt. The INT pin driver has two bits that specify its behavior when an interrupt occurs.

An interrupt is raised only if both a flag is raised by one of the three sources and the respective interrupt enable bit in interrupts register is enabled (set to '1'). After an interrupt source is active, two programmable bits, H/L and P/L, determine the behavior of the output pin driver on INT pin. These two bits are located in the interrupt register and can be used to drive level or pulse mode output from the INT pin. In pulse mode, the pulse width is internally fixed at approximately 200 ms. This mode is intended to reset a host microcontroller. In the level mode, the pin goes to its active polarity until the flags register is read by the user. This mode is used as an interrupt to a host microcontroller. The control bits are summarized in the following section.

Interrupts are only generated while working on normal power and are not triggered when system is running in backup power mode.

Note CY14B101KA generates valid interrupts only after the Power-up RECALL sequence is completed. All events on INT pin must be ignored for $t_{HRECALL}$ duration after powerup.

Interrupt Register

Watchdog Interrupt Enable (WIE). When set to '1', the watchdog timer drives the INT pin and an internal flag when a watchdog time out occurs. When WIE is set to '0', the watchdog timer only affects the WDF flag in flags register.

Alarm Interrupt Enable (AIE). When set to '1', the alarm match drives the INT pin and an internal flag. When AIE is set to '0', the alarm match only affects the AF flag in flags register.

Power Fail Interrupt Enable (PFE). When set to '1', the power fail monitor drives the pin and an internal flag. When PFE is set to '0', the power fail monitor only affects the PF flag in flags register.

High/Low (H/L). When set to a '1', the INT pin is active HIGH and the driver mode is push pull. The INT pin drives HIGH only when V_{CC} is greater than V_{SWITCH} . When set to a '0', the INT pin is active LOW and the drive mode is open drain. The INT pin must be pulled up to Vcc by a 10 k resistor while using the interrupt in active LOW mode.

Pulse/Level (P/L). When set to a '1' and an interrupt occurs, the INT pin is driven for approximately 200 ms. When P/L is set to a '0', the INT pin is driven HIGH or LOW (determined by H/L) until the flags register is read.


When an enabled interrupt source activates the INT pin, an external host reads the flags registers to determine the cause. All flags are cleared when the register is read. If the INT pin is programmed for level mode, then the condition clears and the INT pin returns to its inactive state. If the pin is programmed for pulse mode, then reading the flag also clears the flag and the pin. The pulse does not complete its specified duration if the flags register is read. If the INT pin is used as a host reset, then the flags register is not read during a reset.



Flags Register

The flags register has three flag bits: WDF, AF, and PF, which can be used to generate an interrupt. These flags are set by the watchdog timeout, alarm match, or power fail monitor respectively. The processor can either poll this register or enable interrupts to be informed when a flag is set. These flags are automatically reset when the register is read. The flags register is automatically loaded with the value 0x00 on power-up (except for the OSCF bit; see Stopping and Starting the Oscillator on page 8).

Figure 4. RTC Recommended Component Configuration




Recommended Values

 $Y_1 = 32.768 \text{ KHz } (12.5 \text{ pF})$ $C_1 = 10 \text{ pF}$ $C_2 = 67 \text{ pF}$

Note: The recommended values for C1 and C2 include board trace capacitance.

Figure 5. Interrupt Block Diagram



WDF - Watchdog Timer Flag

WIE - Watchdog Interrupt

Enable

PF - Power Fail Flag

PFE - Power Fail Enable

AF - Alarm Flag

AIE - Alarm Interrupt Enable

P/L - Pulse Level

H/L - High/Low



Table 3. RTC Register Map^[11, 12, 13]

Reg	ister	BCD Format Data ^[12]						Fatia/Danasa		
CY14B101KA	CY14B101MA	D7	D6	D5	D4	D3	D3 D2 D1 D0			- Function/Range
0x1FFFF	0x0FFFF		10s	years			Y	ears		Years: 00-99
0x1FFFE	0x0FFFE	0	0	0	10s months		Мо	onths		Months: 01–12
0x1FFFD	0x0FFFD	0	0	10s da	y of month		Day c	of month		Day of month: 01–31
0x1FFFC	0x0FFFC	0	0	0	0	0		Day of w	/eek	Day of week: 01-07
0x1FFFB	0x0FFFB	0	0	10	s hours		Н	ours		Hours: 00-23
0x1FFFA	0x0FFFA	0		10s min	utes		Miı	nutes		Minutes: 00–59
0x1FFF9	0x0FFF9	0	,	10s sec	onds		Sed	conds		Seconds: 00-59
0x1FFF8	0x0FFF8	OSCEN (0)	0	Cal Calibration (00000) sign (0)			Calibration values [14]			
0x1FFF7	0x0FFF7	WDS (0)	WDW (0)			WDT (00	00000)			Watchdog ^[14]
0x1FFF6	0x0FFF6	WIE (0)	AIE (0)	PFE (0)	0	H/L (1)	P/L (0)	0	0	Interrupts [14]
0x1FFF5	0x0FFF5	M (1)	0	10s a	larm date		Alar	m day		Alarm, day of month: 01–31
0x1FFF4	0x0FFF4	M (1)	0	10s al	0s alarm hours Alarm hours		Alarm, hours: 00-23			
0x1FFF3	0x0FFF3	M (1)	10	alarm minutes Alarm minutes			Alarm, minutes: 00-59			
0x1FFF2	0x0FFF2	M (1)	10	alarm seconds Alarm, seconds			Alarm, seconds: 00-59			
0x1FFF1	0x0FFF1		10s ce	enturies	nturies Centuries			Centuries: 00–99		
0x1FFF0	0x0FFF0	WDF	AF	PF	OSCF ^[15]	0	CAL (0)	W (0)	R (0)	Flags ^[14]

^{11.} Upper byte D15-D8 (CY14B101MA) of RTC registers are reserved for future use.

12. The unused bits of RTC registers are reserved for future use and should be set to '0'.

13. () designates values shipped from the factory.

14. This is a binary value, not a BCD value.

15. When user resets OSCF flag bit, the flags register will be updated after t_{RTCp} time.



Table 4. Register Map Detail

Register										
CY14B101KA CY14B101MA		- Description								
					Time Keepi	ng - Years				
0x1FFFF	0x0FFFF	D7	D6	D5	D4	D3	D2	D1	D0	
			_	years				ears		
		Contains t			the year. Low	er nibble (fc			e for vear	
		upper nibb		contains the	value for 10s					
0-4555	0-05555	Time Keeping - Months								
0x1FFFE	0x0FFFE	D7	D6	D5	D4	D3	D2	D1	D0	
	l	0	0	0	10s month		Mo	nths		
		from 0 to 9		ole (one bit) o	n. Lower nibble ontains the up					
0.45550	0.05555				Time Keep	ing - Date				
0x1FFFD	0x0FFFD	D7	D6	D5	D4	D3	D2	D1	D0	
	l .	0	0	10s day	of month		Day o	f month		
		and opera	tes from 0 to	9; upper nib	of the month. ble (two bits) o _eap years ar	contains the	: 10s digit ai	nd operates		
0-45550	0-05550	Time Keeping - Day								
0x1FFFC	0x0FFFC	D7	D6	D5	D4	D3	D2	D1	D0	
	l	0	0	0	0	0		Day of wee	k	
		a ring cour	nter that cou	nts from 1 to	value that co 7 then returns rated with the	to 1. The us				
0x1FFFB	0x0FFFB				Time Keepii	ng - Hours				
UXIFFFD	UXUFFFB	D7	D6	D5	D4	D3	D2	D1	D0	
	•	0	0	10s	nours		Н	ours		
		digit and o	perates from		24 hour form r nibble (two l 0–23.					
0x1FFFA	0x0FFFA				Time Keepin	g - Minutes	3			
OXIIIIA	OXOLLIA	D7	D6	D5	D4	D3	D2	D1	D0	
		0		10s minutes	3		Mir	nutes		
		from 0 to 9		le (three bits	Lower nibble) contains the					
045550	005550			-	Time Keeping	g - Seconds	5			
0x1FFF9	0x0FFF9	D7	D6	D5	D4	D3	D2	D1	D0	
	1	0		10s seconds	3		Sec	conds		
		from 0 to 9		e of seconds le (three bits)	Lower nibble contains the		ontains the	lower digit a		



Table 4. Register Map Detail (continued)

Reg	ister				Dans:	ntion				
CY14B101KA CY14B101MA					Descri	ption				
					Calibration	n/Control				
0x1FFF8	0x0FFF8	D7	D6	D5	D4	D3	D2	D1	D0	
		OSCEN	0	Calibration sign		I	Calibration	l	I	
OS	CEN	Oscillator enable. When set to '1', the oscillator is stopped. When set to '0', the oscillator runs. Disabling the oscillator saves battery or capacitor power during storage.								
Si	ration gn	from the ti	me-base.	ration adjustr			dition (1) to	or as a subt	raction (0)	
Calib	ration	These five	bits control	the calibratio	n of the clock	ζ.				
0x1FFF7	0x0FFF7				WatchDo	g Timer				
OXIIII 7	0.01117	D7	D6	D5	D4	D3	D2	D1	D0	
		WDS	WDW			WI	T		•	
	DS	'0' has no is write on	effect. The b ly. Reading i	ing this bit to bit is cleared a t always retu	automatically rns a 0.	after the wa	atchdog time	er is reset. T	he WDS b	
WI	OW	(D5–D0). T Setting this	This allows the bit to '0' alle	e. Setting this ne user to set ows bits D5–I s function is e	the watchdog 00 to be writte	g strobe bit vento to the wa	without distu tchdog regi:	irbing the tim ster when th	neout value e next writ	
W	DT	register. It 31.25 ms (represents a a setting of	ection. The wa a multiplier of 1) to 2 secon se bits can be	the 32 Hz co ds (setting of	ount (31.25 i 3 Fh). Setti	ms). The rar ng the watc	nge of timed hdog timer i	out value is register to	
0x1FFF6	0x0FFF6	Interrupt Status/Control								
UXIFFFO	UXUFFF6	D7	D6	D5	D4	D3	D2	D1	D0	
		WIE	AIE	PFE	0	H/L	P/L	0	0	
W	IE.	Watchdog interrupt enable. When set to '1' and a watchdog timeout occurs, the watchdog time drives the INT pin and the WDF flag. When set to '0', the watchdog timeout affects only the WDF flag.								
A	IE	Alarm interrupt enable. When set to '1', the alarm match drives the INT pin and the AF flag. When set to '0', the alarm match only affects the AF flag.								
	FE	Power fail enable. When set to '1', the power fail monitor drives the INT pin and the PF flag. When set to '0', the power fail monitor affects only the PF flag.								
	0	Reserved for future use								
	/L	High/Low. When set to '1', the INT pin is driven active HIGH. When set to '0', the INT pin is open drain, active LOW.								
P/L		Pulse/Level. When set to '1', the INT pin is driven active (determined by H/L) by an interrupt source for approximately 200 ms. When set to '0', the INT pin is driven to an active level (as set by H/L) until the flags register is read.								
0x1FFF5	0x0FFF5			T	Alarm		T	1		
		D7	D6	D5	D4	D3	D2	D1	D0	
		M	0		rm date			m date		
		Contains to value.	ne alarm val	ue for the date	e of the montl	h and the ma	ask bit to se	lect or desel	ect the da	
1	М	Match. When this bit is set to '0', the date value is used in the alarm match. Setting this bit to '1' causes the match circuit to ignore the date value.								



Table 4. Register Map Detail (continued)

Register					Dane:	ntion					
CY14B101KA CY14B101MA					Descri	ption					
0.45554	0.05554	Alarm - Hours									
0x1FFF4	0x0FFF4	D7	D6	D5	D4	D3	D2	D1	D0		
		М	0	10s alar	m hours		Alarm	n hours			
		Contains the alarm value for the hours and the mask bit to select or deselect the hours value.									
N	М	Match. When this bit is set to '0', the hours value is used in the alarm match. Setting this bit to '1'									
	T	causes the	match circu	uit to ignore th	ne hours valu						
0x1FFF3	0x0FFF3				Alarm - N		T	T			
		D7	D6	D5	D4	D3	D2	D1	D0		
		M		s alarm minu				minutes			
					utes and the						
N	М				e minutes value the minutes		n the alarm r	natch. Settir	ng this bit t		
_		1 causes	the materio	ircuit to ignor	Alarm - S						
0x1FFF2	0x0FFF2	D7	D6	D5	D4	D3	D2	D1	D0		
		M		s alarm seco				seconds			
		Contains th			onds and the r	nask bit to s	elect or des	elect the sec	onds' value		
<u> </u>	М				seconds valu						
		'1' causes	the match c	ircuit to ignor	e the second	s value.			J		
0x1FFF1	0x0FFF1			T	ime Keeping	- Centurie	s				
VAILLI	0.001111	D7	D6	D5		D3	D2	D4	DΛ		
		D7	סט	טט	D4	DS	DZ	D1	D0		
			10s c	enturies		-	Cen	turies			
		Contains t	10s c	enturies ie of centurie	s. Lower nibb er digit and op	le contains erates from	Cen the lower di	turies git and oper	ates from		
0x1FFF0	0x0FFF0	Contains to 9; upper 0-99 centu	10s c he BCD valu nibble conta ries.	enturies le of centurie ains the uppe	s. Lower nibber digit and op	le contains erates from gs	Cen the lower di 0 to 9. The	turies git and oper range for th	ates from e register i		
0x1FFF0	0x0FFF0	Contains to 9; upper 0-99 centure	10s content and the second sec	enturies ue of centurie ains the uppe	s. Lower nibber digit and op	le contains erates from gs D3	Cen the lower di 0 to 9. The	turies git and oper range for th	ates from (e register i		
		Contains to 9; upper 0-99 centure D7	10s contents and the BCD value in hibble containes.	enturies le of centurie ains the uppe	s. Lower nibber digit and op Flag D4 OSCF	le contains erates from gs D3	Cen the lower di 0 to 9. The	turies git and oper range for th D1 W	ates from e register i		
	0x0FFF0	Contains to 9; upper 0-99 centure D7 WDF Watchdog	10s contents and the BCD value in hibble contents. D6 AF timer flag. T	enturies le of centurie lains the uppe D5 PF This read only	s. Lower nibber digit and op Flag D4 OSCF bit is set to ''	le contains erates from gs D3 0	Cen the lower di 0 to 9. The D2 CAL watchdog ti	turies git and oper range for th D1 W mer is allow	ates from e register i		
W	DF	Contains to 9; upper 0-99 centured D7 WDF Watchdog 0 without b	10s content of the BCD value of the BCD value of the content of the BCD value of the BCD va	enturies le of centurie ains the uppe D5 PF This read only y the user. It	s. Lower nibber digit and op Flag D4 OSCF bit is set to '' is cleared to (le contains erates from gs D3 0 1' when the 10 when the 10 when the 1	Cen the lower di 0 to 9. The D2 CAL watchdog ti flags registe	turies git and oper range for th D1 W mer is allow r is read or o	D0 R ed to reaclon power-u		
W		Contains to 9; upper 0-99 centured D7 WDF Watchdog 0 without be Alarm flag	10s content and the second and the s	enturies te of centurie ains the uppe D5 PF This read only y the user. It only bit is set	s. Lower nibber digit and op Flag D4 OSCF bit is set to ''	le contains erates from gs D3 0 1' when the 1 when the 1 e time and 0	Cen the lower di 0 to 9. The D2 CAL watchdog ti flags registe date match	turies git and oper range for th D1 W mer is allow r is read or othe values s	D0 R ed to reach		
W	DF	Contains to 9; upper 0-99 centured D7 WDF Watchdog 0 without to Alarm flag alarm registed Power fail	10s contents and the second se	enturies le of centurie le ins the uppe D5 PF This read only y the user. It le match bits = ad only bit is ad only bit is	s. Lower nibber digit and op Flag D4 OSCF bit is set to 'a' is cleared to (to '1' when th 0. It is cleared set to '1' when th '1' when the output to '1' when	D3 0 1' when the 10 when the 1	Cen the lower di 0 to 9. The D2 CAL watchdog ti flags registe date match flags registe ls below the	turies git and oper range for th D1 W mer is allow r is read or or the values s r is read or or the power fail to the turn of the power fail to the power fail t	D0 R ed to reacton power-utored in the		
W A P	DF F	Contains to 9; upper 0-99 centured Programme P	10s contents and the BCD value in hibble containes. D6 AF timer flag. Toeing reset bootsters with the flag. This read contents with the flag. This retired is cleared to the BCD value.	enturies le of centurie ains the uppe D5 PF This read only y the user. It anly bit is set e match bits = ad only bit is to 0 when the	s. Lower nibber digit and op Flag D4 OSCF bit is set to '1' when th 0. It is cleared to '1' whee set to '1' whee elflags registe	le contains erates from gs D3 0 I' when the betime and ded when the fen power fall r is read or	Cen the lower di 0 to 9. The D2 CAL watchdog ti flags registe date match flags registe ls below the on power-u	turies git and oper range for th D1 W mer is allow r is read or othe values s r is read or othe power fail top.	D0 R ed to reach on power-uphreshold		
W A P	DF .F	Contains to 9; upper 0-99 centured Programme P	10s contents and the BCD value in hibble containes. D6 AF timer flag. The eing reset but in the sters with the flag. This read contents at its cleared to fail flag. Set	penturies le of centurie le ins the uppe D5 PF This read only y the user. It le match bits = le ad only bit is to 0 when the to '1' on powe	s. Lower nibber digit and op Flag D4 OSCF bit is set to '1' when th 0. It is cleared to '1' when th 1 is cleared to '1' when th 2 flags registe 1 er-up if the os	D3 0 1' when the 10 m power fall r is read or cillator is elements.	Cen the lower di 0 to 9. The D2 CAL watchdog ti flags registe date match flags registe ls below the on power-u	pturies git and oper range for th D1 W mer is allow r is read or othe values ser is read or one power fail to p. More that the value is read or one power fail to p. More that the value is read or one power fail to p.	D0 R ed to reacton power-utrored in the power-uthreshold		
W A P	DF F	Contains to 9; upper 0-99 centure D7 WDF Watchdog 0 without to Alarm flag alarm registed Power fail VSWITCH- I Oscillator for ms of oper	10s contents and the BCD value in hibble containes. D6 AF timer flag. The eing reset but in the sters with the flag. This read contents at its cleared to the flag. Set reation. This is	enturies le of centurie ains the uppe D5 PF This read only y the user. It shally bit is set a match bits = ad only bit is to 0 when the to '1' on powendicates that	s. Lower nibber digit and op Flag D4 OSCF bit is set to '1' when th 0. It is cleared to '1' when th 1 is cleared to '1' when th 2 flags registe 1 er-up if the os 1 RTC backup	D3 O ' when the owner that is read or cillator is elepower falled.	Cen the lower di 0 to 9. The D2 CAL watchdog ti flags registe date match flags registe ls below the on power-u habled and di and clock	pturies git and oper range for th D1 W mer is allow r is read or on the values so r is read or on the value so repower fail to p. Mot running value is no lead or on the value is not read or on	D0 R ed to reacon power-utrored in the power-uthershold in the first onger valid		
W A P	DF F	Contains to 9; upper 0-99 centure. D7 WDF Watchdog 0 without to Alarm flag alarm register fail VSWITCH. It oscillator to ms of oper This bit surfor this cor	10s come BCD value nibble containes. D6 AF timer flag. Toeing reset but the sters with the flag. This read contained in the sters with the flag. This read in the sters with the flag. Set the sters with the sters	enturies le of centurie ains the uppe D5 PF This read only y the user. It while bit is set e match bits = ad only bit is to 0 when the to '1' on powen dicates that le wer cycle and write '0' to clean	s. Lower nibber digit and op Flag D4 OSCF bit is set to '1' when th 0. It is cleared to '1' when th 1 is cleared to '1' when th 2 flags registe 1 er-up if the os	D3 0 1' when the 10 when the 1	Cen the lower di 0 to 9. The D2 CAL watchdog ti flags registe date match flags registe us below the on power-u habled and d and clock lly by the ch	pot running value is no lip. The user	D0 R ed to reactor power-utroed in the first onger valid must check		
Wi A	DF F SCF	Contains to 9; upper 0-99 centured Programmer Valent Natchdog 0 without to Alarm flag alarm regist Power fail Vswitch- I Oscillator of the ms of oper This bit surfor this corrupdated at 10-99 centured Programmer Valent Natchdog	10s come BCD value nibble containes. D6 AF timer flag. Theing reset booters with the flag. This read contained flag. This is cleared to fail flag. Set action. This invives the pondition and voter terms.	enturies le of centurie ains the uppe D5 PF This read only y the user. It any bit is set and only bit is to 0 when the to '1' on powendicates that wer cycle and write '0' to cleane.	s. Lower nibber digit and op Flag D4 OSCF bit is set to '1' when th 0. It is cleared to (1' when th to '1' when th to '1' when th to '1' when th to '1' when the flags registe er-up if the os RTC backup dis never clear this flag. We	D3 0 1' when the 10 when the 10 when the 11 when the 12 when the 12 when the 13 when the 14 when the 15 when the 16 when the 16 when the 17 is read or cillator is elpower failed ared internal 1/ when user resistant to the 18 when the	Centhe lower di 0 to 9. The D2 CAL watchdog ti flags registe date matcher lags registe ls below the on power-uphabled and clock to did and clock the sets OSCF	pot running value is no lip. The user flag bit, the	D0 R ed to reacton power-utored in the first onger valid must check bit will be		
Wi A	DF F	Contains to 9; upper 0-99 centured or 10-99 cent	10s come BCD value nibble containes. D6 AF timer flag. The peing reset booters with the flag. This ret is cleared to fail flag. Set action. This invives the pondition and voter transport to the pondition and voter transport transport to the pondition and voter transport tr	enturies le of centurie ains the uppe D5 PF This read only y the user. It only bit is set e match bits = ad only bit is to 0 when the to '1' on powendicates that wer cycle and write '0' to cleate. en set to '1', a	S. Lower nibber digit and op Flag D4 OSCF bit is set to '1' when th 0. It is cleared to (1' when th to (1') when th to (1') when th to (1') when th to (1') when the flags registe er-up if the os RTC backup dis never clear this flag. Was 512 Hz squares at the control of the	D3 0 1' when the 10 when the 1	Cen the lower di 0 to 9. The D2 CAL watchdog ti flags registe date match flags registe ls below the on power-u habled and id and clock di and clock esets OSCF output on the	pot running value is no lip. The user flag bit, the	D0 R ed to reach on power-uphreshold in the first conger valid must check bit will be		
WI A P	DF NF PF SCF	Contains to 9; upper 0-99 centured of the period of the pe	10s contents and the second state of the BCD valuations in the second state of the sec	enturies le of centurie le ins the uppe D5 PF This read only ly the user. It le match bits = lad only bit is set to '1' on power andicates that lower cycle and lower cycle	s. Lower nibber digit and op Flag D4 OSCF bit is set to 'c' is cleared to (to '1' when th 0. It is cleared set to '1' whee flags registe er-up if the os RTC backup d is never clear this flag. We a 512 Hz squaration. This be	D3 O I' when the owner that is read or collator is elepower failed ared internative in user read or the us	Cen the lower di 0 to 9. The D2 CAL watchdog ti flags registe date match flags registe ls below the on power-u habled and clock to lly by the ch esets OSCF output on the	pturies git and oper range for th D1 W mer is allow r is read or on the values s r is read or on the value is no limited by the user flag bit, the me INT pin. Wed) on power	D0 R ed to reacton power-utored in the first conger valid must check bit will be When set to er-up.		
WI A P	DF F SCF	Contains to 9; upper 0-99 century D7 WDF Watchdog 0 without to Alarm flag alarm registed a contained and the contained are the contained and the contained are contained at the contained and contained are contained are contained and contained are conta	10s come BCD value nibble containes. D6 AF timer flag. Toeing reset booters with the sters with	enturies le of centurie ains the uppe D5 PF This read only bit is set to the match bits = ad only bit is set to the match bits = ad only bit is to 0 when the to the to the match bits = ad only bit is set to the match bits = ad only bit is to the match bits = ad only bit is to the match bits = ad only bit is to the	s. Lower nibber digit and op Flag D4 OSCF bit is set to 'a' when th 0. It is cleared to '1' when th 10. It is cleared to '1' when	D3 0 1' when the 10 when the 1	Cen the lower di 0 to 9. The D2 CAL watchdog ti flags registe date match flags registe date match flags registe on power-u nabled and d and clock fly by the ch esets OSCF output on the o '0' (disable RTC regist nterrupt regist	turies git and oper range for th D1 W mer is allow r is read or of the values s ris read or of the value is no leading. The user flag bit, the leading on powers. The uses ster and flag ster and fla	DO R ed to reach on power-uphreshold in the first songer valid must check bit will be When set to er-up. er can then gs register.		
WI A P	DF NF PF SCF	Contains to 9; upper 0-99 century D7 WDF Watchdog 0 without to Alarm flag alarm registed and the contained of the containe	10s come BCD value nibble containes. D6 AF timer flag. Toeing reset booters with the sters with	enturies le of centurie ains the uppe D5 PF This read only y the user. It le match bits = ad only bit is to 0 when the to '1' on powendicates that wer cycle and wer cycle and wer to '1', a les normal ope the 'W' bit to ' alarm registe ' causes the	s. Lower nibber digit and op Flag D4 OSCF bit is set to 'a' when th 0. It is cleared to '1' when th 10. It is cleared to '1' when	D3 0 1' when the 10 when the 1	Cen the lower di 0 to 9. The D2 CAL watchdog ti flags registe date match flags registe date match of the condition of the character of the character of the condition of the character of the condition of the c	power fail to power ster and flag ransferred to	DO R ed to reach on power-uphreshold in the first songer valid must check bit will be When set to er-up. er can then gs register, on the time		
WI A P	DF NF PF SCF	Contains to 9; upper 0-99 century D7 WDF Watchdog 0 without to Alarm flag alarm registed and the control of this control of the control of	10s come BCD value nibble containes. D6 AF timer flag. Toeing reset booters with the sters with	enturies le of centurie ains the uppe D5 PF This read only y the user. It le match bits = ad only bit is to 0 when the to '1' on powendicates that wer cycle and write '0' to cleate. en set to '1', a les normal ope the 'W' bit to ' alarm registe ' causes the et time has cha	s. Lower nibber digit and op Flag D4 OSCF bit is set to 'a' when th 0. It is cleared to '1' when th 10. It is cleared to '1' when	D3 0 1' when the 10 when the 1	Cen the lower di 0 to 9. The D2 CAL watchdog ti flags registe date match flags registe date match of the condition of the character of the character of the condition of the character of the condition of the c	power fail to power ster and flag ransferred to	DO R ed to reach on power-up trong in the first songer valid must check bit will be When set to be r-up. er can then gs register, on the time		
WI A P OS	DF NF PF SCF	Contains to 9; upper 0-99 centure. D7 WDF Watchdog 0 without be Alarm flag alarm register. Power fail VswITCH-I Oscillator to ms of oper This bit surfor this corrupdated at Calibration '0', the INT Write enable write to RT Setting the keeping control of the	D6 AF timer flag. Toeing reset by This read of Sters with the ste	enturies le of centurie le ins the upper le ins to '1' on power le ins to '1' on power le ins to '1', a le ins to '1', a le ins to '1' on le i	s. Lower nibber digit and op Flag D4 OSCF bit is set to 'a' when th 0. It is cleared to '1' when th 10. It is cleared to '1' when	D3 O O O When the o When the feather is read or cillator is early ared internation when user resisted are wave is soit defaults to dates of the negister, in e RTC registers to user	Cen the lower di 0 to 9. The D2 CAL watchdog ti flags registe date match flags registe date match flags registe date match flags registe on power-u habled and d and clock fly by the ch esets OSCF output on the o '0' (disable RTC registe teess takes t	pturies git and oper range for th D1 W mer is allow r is read or on the values so r is read or on the value is no leading but, the me INT pin. We do no power fail to rest. The user ster and flag ransferred to rest so that clears so that clears so that clears and so that clears so that clears and so that clears so that clears so that clears and so that clears so that clears so that clears so that clears and so that clears	DO R ed to reach on power-up to red in the first songer valid must chech bit will be When set to er can then gs register. To the time occupiete.		

CY14B101KA/CY14B101MA



Best Practices

nvSRAM products have been used effectively for over 27 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The nonvolatile cells in this nvSRAM product are delivered from Cypress with 0x00 written in all cells. Incoming inspection routines at customer or contract manufacturer's sites sometimes reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. End product's firmware should not assume an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, and so on should always program a unique NV pattern (that is, complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
- Power-up boot firmware routines should rewrite the nvSRAM into the desired state (for example, AutoStore enabled). While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently such as program bugs and incoming inspection routines.
- The V_{CAP} value specified in this data sheet includes a minimum and a maximum value size. Best practice is to meet this requirement and not exceed the maximum V_{CAP} value because the nvSRAM internal algorithm calculates V_{CAP} charge and discharge time based on this maximum V_{CAP} value. Customers that want to use a larger V_{CAP} value to make sure there is extra store charge and store time should discuss their V_{CAP} size selection with Cypress to understand any impact on the V_{CAP} voltage level at the end of a t_{RECALL} period.
- When base time is updated, these updates are transferred to the time keeping registers when 'W' bit is set to '0'. This transfer takes t_{RTCp} time to complete. It is recommended to initiate software STORE or Hardware STORE after t_{RTCp} time to save the base time into nonvolatile memory.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage temperature-65 °C to +150 °C Maximum accumulated storage time At 150 °C ambient temperature...... 1000 h At 85 °C ambient temperature...... 20 Years Ambient temperature with power applied . -55 °C to +150 °C Supply voltage on V_{CC} relative to $V_{SS}.....-0.5\ V$ to 4.1 VVoltage applied to outputs in High-Z state–0.5 V to V_{CC} + 0.5 V Input voltage -0.5 V to V_{CC} + 0.5 V Transient voltage (<20 ns) on

Package power dissipation	
capability (T _A = 25 °C)	1.0 W
Surface mount Pb soldering temperature (3 seconds)	+260 °C
DC output current (1 output at a time, 1s dura	tion) 15 mA
Static discharge voltage(per MIL-STD-883, Method 3015)	> 2001 V
Latch up current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Industrial	–40 °C to +85 °C	2.7 V to 3.6 V

any pin to ground potential-2.0 V to V_{CC} + 2.0 V DC Electrical Characteristics

Over the Operating Range (V_{CC} = 2.7 V to 3.6 V)

Parameter	Description	Test Conditions	Min	Typ ^[16]	Max	Unit
V _{CC}	Power supply voltage		2.7	3.0	3.6	V
I _{CC1}	Average V _{cc} current	t_{RC} = 25 ns t_{RC} = 45 ns Values obtained without output loads (l_{OUT} = 0 mA)	-	-	70 52	mA mA
I _{CC2}	Average V _{CC} current during STORE	All inputs don't care, V _{CC} = Max. Average current for duration t _{STORE}	_	-	10	mA
I _{CC3} ^[16]	Average V_{CC} current at t_{RC} = 200 ns, V_{CC} (Typ), 25 °C	All inputs cycling at CMOS levels. Values obtained without output loads (I _{OUT} = 0 mA).	-	35	_	mA
I _{CC4}	Average V _{CAP} current during AutoStore cycle	All inputs don't care. Average current for duration t _{STORE}	-	_	5	mA
I _{SB}	V _{CC} standby current	$\overline{\text{CE}} \ge (\text{V}_{\text{CC}} - 0.2 \text{V})$. $\text{V}_{\text{IN}} \le 0.2 \text{V}$ or $\ge (\text{V}_{\text{CC}} - 0.2 \text{V})$. W bit set to '0'. Standby current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz.	-	-	5	mA
I _{IX} ^[17]	Input leakage current (except HSB)	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$	- 1	-	+1	μA
	Input leakage current (for HSB)	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$	-100	_	+1	μA
I _{OZ}	Off state output leakage current	$V_{CC} = \underline{Max}, V_{SS} \le V_{OUT} \le V_{CC}, \overline{CE} \text{ or } \overline{OE} \ge V_{IH} \text{ or } \overline{BHE/BLE} \ge V_{IH} \text{ or } \overline{WE} \le V_{IL}$	- 1	-	+1	μA
V _{IH}	Input HIGH voltage		2.0	_	V _{CC} + 0.5	V
V_{IL}	Input LOW voltage		$V_{SS} - 0.5$	_	0.8	V
V _{OH}	Output HIGH voltage	$I_{OUT} = -2 \text{ mA}$	2.4	-	-	V
V_{OL}	Output LOW voltage	I _{OUT} = 4 mA	ı	_	0.4	V
V _{CAP}	Storage capacitor	Between V _{CAP} pin and V _{SS} , 5 V rated	61	68	180	μF

Typical values are at 25 °C, V_{CC}= V_{CC} (Typ). Not 100% tested.
 The HSB pin has I_{OUT} = -2 uA for V_{OH} of 2.4 V when both active HIGH and low drivers are disabled. When they are enabled standard V_{OH} and V_{OL} are valid. This parameter is characterized but not tested.



Data Retention and Endurance

Parameter	Description	Min	Unit
DATA _R	Data retention	20	Years
NV_C	Nonvolatile STORE operations	1,000	K


Capacitance

Parameter ^[18]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance (except BHE, BLE and HSB)	T _A = 25 °C, f = 1 MHz,	7	pF
	Input capacitance (for BHE, BLE and HSB)	$V_{CC} = V_{CC}$ (Typ)	8	pF
C _{OUT}	Output capacitance (except HSB)		7	pF
	Output capacitance (for HSB)		8	pF

Thermal Resistance

Parameter ^[18]	Description	Test Conditions	48 SSOP	44 TSOP II	54 TSOP II	Unit
Θ_{JA}	Thermal resistance (Junction to ambient)	Test conditions follow standard test methods and procedures for	37.47	41.74	36.4	°C/W
Θ_{JC}	Thermal resistance (Junction to case)	measuring thermal impedance, in accordance with EIA/JESD51.	24.71	11.90	10.13	°C/W

Figure 6. AC Test Loads



AC Test Conditions

Input pulse levels	0 V to 3 V
Input rise and fall times (10% - 90%)	<u><</u> 3 ns
Input and output timing reference levels	1.5V

Note

Document #: 001-42880 Rev. *H

^{18.} These parameters are guaranteed by design and are not tested.



RTC Characteristics

Parameter	Description	Min	Typ ^[19]	Max	Units	
V _{RTCbat}	RTC battery pin voltage		1.8	3.0	3.6	V
I _{BAK} ^[20]	RTC backup current	T _A (Min)	_	_	0.35	μΑ
		25 °C	_	0.35	_	μΑ
		T _A (Max)	_	_	0.5	μΑ
V _{RTCcap} ^[21]	RTC capacitor pin voltage	T _A (Min)	1.6	-	3.6	V
		25 °C	1.5	3.0	3.6	V
		T _A (Max)	1.4	_	3.6	V
tOCS	RTC oscillator time to start	•	-	1	2	sec
t _{RTCp}	RTC processing time from end of 'W' bit set to '0'		_	_	350	μS
R _{BKCHG}	RTC backup capacitor charge current-limiting resistor		350	_	850	Ω

 ^{19.} These parameters are guaranteed by design and are not tested.
 20. From either V_{RTCcap} or V_{RTCbat}.
 21. If V_{RTCcap} > 0.5 V or if no capacitor is connected to V_{RTCcap} pin, the oscillator starts in tOCS time. If a backup capacitor is connected and V_{RTCcap} < 0.5 V, the capacitor must be allowed to charge to 0.5 V for oscillator to start.




AC Switching Characteristics

Parai	neters		25	ns	45	ns	
Cypress Parameter	Alt Parameter	Description	Min	Max	Min	Max	Unit
SRAM Read Cycl	е	·	<u>.</u>		•		
t _{ACE}	t _{ACS}	Chip enable access time	_	25	_	45	ns
t _{RC} ^[22]	t _{RC}	Read cycle time	25	_	45	_	ns
t _{AA} ^[23]	t _{AA}	Address access time	-	25	_	45	ns
tooe	t _{OE}	Output enable to data valid	-	12	_	20	ns
t _{OHA} ^[23]	t _{OH}	Output hold after address change	3	_	3	_	ns
t _{1.70} = [24, 25]	t _{LZ}	Chip enable to output active	3	_	3	_	ns
t _{HZCF} [24, 25]	t _{HZ}	Chip disable to output inactive	-	10	_	15	ns
t _{LZOE} [24, 25]	t _{OLZ}	Output enable to output active	0	_	0	_	ns
t _{HZOF} [24, 25]	t _{OHZ}	Output disable to output inactive	_	10	_	15	ns
t _{PU} ^[24]	t _{PA}	Chip enable to power active	0	_	0	_	ns
t _{PD} ^[24]	t _{PS}	Chip disable to power standby	_	25	_	45	ns
t _{DBE}	-	Byte enable to data valid	_	12	_	20	ns
t _{LZBE} ^[24]	-	Byte enable to output active	0	_	0	_	ns
t _{HZBE} ^[24]	-	Byte disable to output inactive	_	10	_	15	ns
SRAM Write Cycl	le						
t _{WC}	t _{WC}	Write cycle time	25	_	45	_	ns
t _{PWE}	t _{WP}	Write pulse width	20	_	30	_	ns
t _{SCE}	t _{CW}	Chip enable to end of write	20	_	30	_	ns
t _{SD}	t _{DW}	Data setup to end of write	10	_	15	_	ns
t _{HD}	t _{DH}	Data hold after end of write	0	_	0	_	ns
t _{AW}	t _{AW}	Address setup to end of write	20	_	30	_	ns
t _{SA}	t _{AS}	Address setup to start of write	0	_	0	_	ns
t⊔∧	t _{WR}	Address hold after end of write	0 -		0	_	ns
t _{HZWE} [24, 25, 26]	t _{WZ}	Write enable to output disable	- 10		_	15	ns
t _{LZWE} [24, 25]	t _{OW}	Output active after end of write	3	_	3	_	ns
t _{BW}	-	Byte enable to end of write	20	_	30	_	ns

Switching Waveforms

Figure 7. SRAM Read Cycle #1: Address Controlled $^{[22,\,23,\,27]}$



- 22. WE must be HIGH during SRAM read cycles.
 23. Device is continuously selected with CE, OE, and BHE/BLE LOW.
 24. These parameters are guaranteed by design and are not tested.
 25. Measured ±200 mV from steady state output voltage.
 26. If WE is low when CE goes low, the outputs remain in the high impedance state.
 27. HSB must remain HIGH during Read and Write cycles.







Figure 8. SRAM Read Cycle #2: $\overline{\text{CE}}$ and $\overline{\text{OE}}$ Controlled [28, 29, 30]

Figure 9. SRAM Write Cycle #1: WE Controlled [28, 30, 31, 32]



- 28. <u>BHE</u> and <u>BLE</u> are applicable for x16 configuration only.

 29. <u>WE</u> must be HIGH during SRAM read cycles.

 30. <u>HSB</u> must remain HIGH during read and write cycles.

 31. <u>If WE is LOW</u> when CE goes LOW, the outputs remain in the high impedance state.


 32. CE or WE must be ≥ V_{IH} during address transitions.



 t_{wc} Address Valid Address CE t_{BW} BHE, BLE t_{PWE} WE t_{HD} t_{SD} Data Input Input Data Valid High Impedance Data Output

Figure 10. SRAM Write Cycle #2: $\overline{\text{CE}}$ Controlled $^{[33,\ 34,\ 35,\ 36]}$

Figure 11. SRAM Write Cycle #3: BHE and BLE Controlled [34, 35, 36, 37, 38] (Not applicable for RTC register writes)



- 33. BHE and BLE are applicable for x16 configuration only.

 34. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.

 35. HSB must remain HIGH during read and write cycles.
- 36. CE or WE must be $\geq V_{IH}$ during address transitions.
- 37. While there are 19 address lines on the CY14B101KA (18 address lines on the CY14B101MA), only 13 address lines (A₁₄ A₂) are used to control software modes. The remaining address lines are don't care.

 38. Only CE and WE controlled writes to RTC registers are allowed. BLE pin must be held LOW before CE or WE pin goes LOW for writes to RTC register.




AutoStore/Power-Up RECALL

Parameter	Description	CY14B101KA/	CY14B101MA	Unit	
Faranietei	Description	Min	Max	Offic	
t _{HRECALL} [39]	Power-Up RECALL duration	_	20	ms	
t _{STORE} [40]	STORE cycle duration – 8				
t _{DELAY} [41]	Time allowed to complete SRAM write cycle	_	25	ns	
V _{SWITCH}	Low voltage trigger level	_	2.65	V	
t _{VCCRISE} ^[42]	V _{CC} rise time	150	_	μs	
V _{HDIS} ^[42]	HSB output disable voltage	_	1.9	V	
t _{LZHSB} ^[42]	HSB to output active time	_	5	μs	
t _{HHHD} ^[42]	HSB high active time	_	500	ns	

Switching Waveforms

Figure 12. AutoStore or Power-Up RECALL [43]



- 39. $t_{HRECALL}$ starts from the time V_{CC} rises above V_{SWITCH} .
 40. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place
- 41. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time t_{DELAY}.
- 42. These parameters are guaranteed by design and are not tested.
- 43. Read and Write cycles are ignored during STORE, RECALL, and while V_{CC} is below V_{SWITCH}.
- 44. During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.



Software Controlled STORE/RECALL Cycle

Parameter ^[45, 46]	Description		ns	45	Unit	
r arameter.			Max	Min	Max	Offic
t _{RC}	STORE/RECALL initiation cycle time	25	_	45	_	ns
t _{SA}	Address setup time	0	_	0	_	ns
t _{CW}	Clock pulse width	20	_	30	_	ns
t _{HA}	Address hold time	0	_	0	_	ns
t _{RECALL}	RECALL duration	_	200	_	200	μs
t _{SS} [47, 48]	Soft sequence processing time	_	100	-	100	μs

Switching Waveforms

Figure 13. CE & OE Controlled Software STORE/RECALL Cycle [46]





Figure 14. AutoStore Enable/Disable Cycle



Notes

- 45. The software sequence is clocked with $\overline{\text{CE}}$ controlled or $\overline{\text{OE}}$ controlled reads.
- 46. The six consecutive addresses must be read in the order listed in Table 1. WE must be HIGH during all six consecutive cycles.
- 47. This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain HIGH to effectively register command.
- 48. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.
- 49. DQ output data at the sixth read may be invalid since the output is disabled at t_{DELAY} time.




Hardware STORE Cycle

Parameter	Description	CY14B101KA	Unit	
Parameter	Description	Min	Max	Offic
t _{DHSB}	HSB to output active time when write latch not set	_	25	ns
t _{PHSB}	Hardware STORE pulse width	15	_	ns

Switching Waveforms

Figure 15. Hardware STORE Cycle^[50]

Write latch set



Write latch not set





Figure 16. Soft Sequence Processing^[51, 52]



- 50. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.
- 51. This is the amount of time it takes to take action on a soft sequence command. V_{CC} power must remain HIGH to effectively register command. 52. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.



Truth Table For SRAM Operations

HSB must remain HIGH for SRAM operations.

Table 5. Truth Table for x8 Configuration

CE	WE	OE	Inputs/Outputs ^[53]	Mode	Power
Н	Х	Х	High Z	Deselect/Power-down	Standby
L	Н	L	Data out (DQ ₀ -DQ ₇)	Read	Active
L	Н	Н	High Z	Output disabled	Active
L	L	Х	Data in (DQ ₀ -DQ ₇)	Write	Active

Table 6. Truth Table for x16 Configuration

		, 101 X 10 C					
CE	WE	OE	BHE ^[54]	BLE [54]	Inputs/Outputs ^[53]	Mode	Power
Η	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby
L	Х	X	Н	Н	High-Z	Output disabled	Active
L	Н	L	L	L	Data out (DQ ₀ -DQ ₁₅)	Read	Active
L	Н	L	Н	L	Data out (DQ ₀ –DQ ₇) DQ ₈ –DQ ₁₅ in High-Z	Read	Active
L	Н	L	L	Н	Data out (DQ ₈ –DQ ₁₅) DQ ₀ –DQ ₇ in High-Z	Read	Active
L	Н	Н	L	L	High-Z	Output disabled	Active
L	Н	Н	Н	L	High-Z	Output disabled	Active
L	Н	Н	L	Н	High-Z	Output disabled	Active
L	L	Х	L	L	Data in (DQ ₀ -DQ ₁₅)	Write	Active
L	L	Х	Н	L	Data in (DQ ₀ –DQ ₇) DQ ₈ –DQ ₁₅ in High-Z	Write	Active
L	L	Х	L	Н	Data in (DQ ₈ –DQ ₁₅) DQ ₀ –DQ ₇ in High-Z	Write	Active

Notes 53. $\underline{\text{Data}}$ $\underline{\text{DQ}}_0$ - $\underline{\text{DQ}}_7$ for x8 configuration and $\underline{\text{Data}}$ $\underline{\text{DQ}}_0$ - $\underline{\text{DQ}}_{15}$ for x16 configuration. 54. $\underline{\text{BHE}}$ and $\underline{\text{BLE}}$ are applicable for x16 configuration only.



Ordering Information


Cypress offers other versions of this type of product in many different configurations and features. The below table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at www.cypress.com/products or contact your local sales representative. Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY14B101KA-ZS25XIT	51-85087	44-pin TSOPII	Industrial
	CY14B101KA-ZS25XI	51-85087	44-pin TSOPII	
	CY14B101KA-SP25XIT	51-85061	48-pin SSOP	
	CY14B101KA-SP25XI	51-85061	48-pin SSOP	
45	CY14B101KA-ZS45XIT	51-85087	44-pin TSOPII	
	CY14B101KA-ZS45XI	51-85087	44-pin TSOPII	
	CY14B101KA-SP45XIT	51-85061	48-pin SSOP	
	CY14B101KA-SP45XI	51-85061	48-pin SSOP	

All the above parts are Pb-free.

Ordering Code Definition

CY 14 B 101 K A -ZS 25 X I T





Package Diagrams

Figure 17. 44-Pin TSOP II (51-85087)






Figure 18. 54-Pin TSOP II (51-85160)





Package Diagrams (continued)

Figure 19. 48-Pin SSOP (51-85061)



Acronyms

Acronym	Description
BCD	binary coded decimal
nvSRAM	nonvolatile static random access memory
TSOP II	thin small outline package
SSOP	shrink small outline package
RoHS	restriction of hazardous substances
I/O	input/output
CMOS	complementary metal oxide semiconductor
EIA	electronic industries alliance
JEDEC	Joint Electron Devices Engineering Council
RWI	read and write inhibited
RTC	real time clock

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degrees celsius
Hz	hertz
kbit	1024 bits
kHz	kilohertz
ΚΩ	kilo ohms
μΑ	microamperes
mA	milliampere
μF	microfarads
MHz	megahertz
μS	microseconds
ms	millisecond
ns	nanoseconds
pF	picofarads
V	volts
Ω	ohms
W	watts



Document History Page

	er: 001-42880		
Rev. ECN No.	Submission Date	Orig. of Change	Description of Change
** 2050747	See ECN	UNC/PYRS	New Data Sheet



Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*B	2654484	02/05/09	GVCH/PYRS	Changed the data sheet from Advance information to Preliminary Changed X_1, X_2 pin names to X_{out}, X_{in} respectively Updated Real Time Clock operation description Added footnotes 11 and 12 Added default values to RTC Register Map" table 3 Updated flag register description in Register Map Detail" table 4 Changed C1, C2 values to 21pF, 21pF respectively Changed I_{BAK} value from 350 nA to 450 nA at hot temperature Changed V_{RTCcap} typical value from 2.4V to 3.0V Referenced Note 15 to parameters t_{LZCE} , t_{HZCE} , t_{LZOE} , t_{LZOE} , t_{LZWE} , t_{LZWE} , t_{LZWE} , t_{LZWE} , t_{LZWE} , and t_{HZBE} Added footnote 24 Updated Figure 13
*C	2733909	07/09/09	GVCH/AESA	Page 3; Added note to AutoStore Operation description Page 4; Updated Hardware STORE (HSB) Operation description Page 4; Updated Software STORE Operation description Added best practices Changed C1, C2 values to 10pF, 67pF respectively Changed I _{BAK} and V _{RTCcap} parameter values Added R _{BKCHG} parameter Updated V _{HDIS} parameter description Updated t _{DELAY} parameter description Updated footnote 28 and added footnote 35
*D	2757375	08/28/09	GVCH	Moved data sheet status from Preliminary to Final Removed commercial temperature related specs Removed 20ns access speed related specs Updated Thermal resistance values for all the packages Changed V_{RTCbat} max value from 3.3V to 3.6V Changed R_{BKCHG} min value from 450Ω to 350Ω Updated footnote 18
*E	2767333	01/06/10	GVCH/PYRS	Changed STORE cycles to QuantumTrap from 200K to 1 Million Added Data Retention and Endurance table Updated I _{BAK} RTC backup current spec unit from nA to μA Added Contents.
*F	2899937	03/26/10	GVCH	Added more clarity on HSB pin operation Table 1: Added more clarity on BHE/BLE pin operation Updated HSB pin operation in Figure 12 Updated footnote 30 Updated Ordering Information table. Updated package diagrams. Updated copyright section.
*G	3134300	01/11/2011	GVCH	Updated Setting the Clock description Added footnote 15 Updated 'W' bit desription in Register Map Detail table Updated best practices Updated input capacitance for BHE and BLE pin Updated input and output capacitance for HSB pin Added t _{RTCp} parameter to RTC Characteristics table Figure 12: Typo error fixed Added Acronyms table and Document Conventions table
*H	3150308	01/21/2011	GVCH	No technical updates





Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2008-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-42880 Rev. *H

Revised January 21, 2011

Page 31 of 31

All products and company names mentioned in this document are the trademarks of their respective holders.