

# Three-PLL General Purpose EPROM Programmable Clock Generator

### **Features**

- Three integrated phase-locked loops
- EPROM programmability
- Factory-programmable (CY2291) or field-programmable (CY2291F) device options
- Low-skew, low-jitter, high-accuracy outputs
- Power-management options (Shutdown, OE, Suspend)
- Frequency select option
- Smooth slewing on CPUCLK
- Configurable 3.3 V or 5 V operation
- 20-pin SOIC Package

### **Functional Description**

The CY2291 is a third-generation family of clock generators. The CY2291 is upwardly compatible with the industry standard ICD2023 and ICD2028 and continues their tradition by providing a high level of customizable features to meet the diverse clock synchoronous systems.

All parts provide a highly configurable set of close for PC motherboard applications. Each of four configurable clock outputs (CLKA-CLKD) can be assigned 1 of 30 frequencies in any combination. Multiple outputs configured for the same or related[3] frequencies have low (<500 ps) skew, in effect providing on-chip buffering for heavily loaded signals.

The CY2291 can be configured for either 5 V or 3.3 V operation. The internal ROM tables use EPROM technology, allowing full customization of output frequencies. The reference oscillator has been designed for 10 MHz to 25 MHz crystals, providing additional flexibility. No external components are required with this crystal. Alternatively, an external reference clock of frequency between 1 MHZ to 30 MHz can be used. Customers using the 32 kHz oscillator must connect a 10-M $\Omega$  resistor in parallel with the 32 kHz crystal.


For a complete list of related documentation, click here.

### **Selection Guide**

Part Number	Outputs	Input Frequency Range	Output Frequency Range	Specifics
CY2291	8	10 MHz–25 MHz (external crystal) 1 MHz–30 MHz (reference clock)	76.923 kHz–100 MHz (5 V) 76.923 kHz–80 MHz (3.3 V)	Factory programmable Commercial temperature
CY2291I	8	10 MHz-25 MHz (external crystal) 1 MHz-30 MHz (reference clock)	76.923 kHz–90 MHz (5 V) 76.923 kHz–66.6 MHz (3.3 V)	Factory programmable Industrial temperature
CY2291F	8	10 MHz-25 MHz (external crystal) 1 MHz-30 MHz (reference clock)	76.923 kHz–90 MHz (5 V) 76.923 kHz–66.6 MHz (3.3 V)	Field programmable Commercial temperature
CY2291FI	8	10 MHz-25 MHz (external crystal) 1 MHz-30 MHz (reference clock)	76.923 kHz–80 MHz (5 V) 76.923 kHz–60.0 MHz (3.3 V)	Field programmable Industrial temperature



# **Logic Block Diagram**





# Contents


Pinouts	4
Pin Definitions	4
Functional Overview	5
Output Configuration	5
Power Saving Features	
CyClocks Software	5
Cypress FTG Programmer	5
Custom Configuration Request Procedure	
Maximum Ratings	
Operating Conditions	6
Electrical Characteristics, Commercial 5.0 V	
Electrical Characteristics, Commercial 3.3 V	
Electrical Characteristics, Industrial 5.0 V	
Electrical Characteristics, Industrial 3.3 V	
Switching Characteristics, Commercial 5.0 V	
Switching Characteristics, Commercial 3.3 V	
Switching Characteristics, Industrial 5.0 V	
Switching Characteristics, Industrial 3.3 V	
Switching Waveforms	

Test Circuit	13
Ordering Information	14
Possible Configurations	14
Ordering Code Definitions	
Packaging Information	15
Package Characteristics	15
Package Diagram	
Acronyms	16
Document Conventions	
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	18
Products	18
PSoC® Solutions	
Cypress Developer Community	18
Technical Support	



## **Pinouts**

Figure 1. 20-pin SOIC pinout



# **Pin Definitions**

Name	Pin Number	Description
32XOUT <sup>[1]</sup>	1	32.768-kHz crystal feedback.
32K	2	32.768-kHz output (always active if VBATT is present).
CLKC	3	Configurable clock output C.
VDD	4, 16	Voltage supply.
GND	5	Ground.
XTALIN <sup>[2]</sup>	6	Reference crystal input or external reference clock input.
XTALOUT <sup>[2, 3]</sup>	7	Reference crystal feedback.
XBUF	8	Buffered reference clock output.
CLKD	9	Configurable clock output D.
CPUCLK	10	CPU frequency clock output.
CLKB	11	Configurable clock output B.
CLKA	12	Configurable clock output A.
CLKF	13	Configurable clock output F.
S0	14	CPU clock select input, bit 0.
S1	15	CPU clock select input, bit 1.
S2/SUSPEND	17	CPU clock select input, bit 2. Optionally enables suspend feature when LOW.
SHUTDOWN/OE	18	Places outputs in three-state $^{[4]}$ condition and shuts down chip when LOW. Optionally, only places outputs in three-state $^{[4]}$ condition and does not shut down chip when LOW.
VBATT <sup>[1]</sup>	19	Battery supply for 32.768-kHz circuit.
32XIN <sup>[1]</sup>	20	32.768 kHz crystal input.

### Notes

- If power is applied to VBATT, then a watch crystal (32.768 KHz) must be connected to the 32XIN and 32XOUT pins.
   For best accuracy, use a parallel-resonant crystal, C<sub>LOAD</sub> ≈ 17 pF or 18 pF.
   Float XTALOUT pin if XTALIN is driven by reference clock (as opposed to crystal).

- 4. The CY2291 has weak pull downs on all outputs (except 32K). Hence, when a three-state condition is forced on the outputs, the output pins are pulled LOW.



### **Functional Overview**

### **Output Configuration**

The CY2291 has five independent frequency sources on-chip. These are the 32-kHz oscillator, the reference oscillator, and three Phase-locked loops (PLLs). Each PLL has a specific function. The System PLL (SPLL) drives the CLKF output and provides fixed output frequencies on the configurable outputs. The SPLL offers the most output frequency divider options. The CPU PLL (CPLL) is controlled by the select inputs (S0–S2) to provide eight user-selectable frequencies with smooth slewing between frequencies. The Utility PLL (UPLL) provides the most accurate clock. It is often used for miscellaneous frequencies not provided by the other frequency sources.

All configurations are EPROM programmable, providing short sample and production lead times.

### **Power Saving Features**

The <code>SHUTDOWN/OE</code> input three-states the outputs when pulled LOW (the 32-kHz clock output is not affected). If system shutdown is enabled, a LOW on this pin also shuts off the PLLs, counters, the reference oscillator, and all other active components. The resulting current on the  $V_{DD}$  pins are less than 50  $\mu\text{A}$  (for Commercial Temp. or 100  $\mu\text{A}$  for Industrial Temp.) plus 15  $\mu\text{A}$  max. for the 32-kHz subsystem and is typically 10  $\mu\text{A}$ . After leaving shutdown mode, the PLLs have to re-lock. All outputs except 32K have a weak pull down so that the outputs do not float when three-stated.  $^{[4]}$ 

The S2/SUSPEND input can be configured to shut down a customizable set of outputs and/or PLLs, when LOW. All PLLs and any of the outputs except 32K can be shut off in nearly any combination. The only limitation is that if a PLL is shut off, all outputs derived from it must also be shut off. Suspending a PLL shuts off all associated logic, while suspending an output simply forces a three-state condition.<sup>[3]</sup>

The CPUCLK can slew (transition) smoothly between 8 MHz and the maximum output frequency (100 MHz at 5V/80 MHz at 3.3 V for commercial temp. parts or 90 MHz at 5V/66.6 MHz at 3.3 V for industrial temp. and for field-programmed parts). This feature is extremely useful in "Green" PC and laptop applications, where reducing the frequency of operation can result in considerable power savings. This feature meets all 486 and Pentium<sup>®</sup> processor slewing requirements.

### **CyClocks Software**

CyClocks™ is an easy-to-use application that allows you to configure any one of the EPROM programmable clocks offered by Cypress. You may specify the input frequency, PLL and output frequencies, and different functional options. Please note the output frequency ranges in this data sheet when specifying them in CyClocks to ensure that you stay within the limits. CyClocks also has a power calculation feature that allows you to see the power consumption of your specific configuration. CyClocks is a sub-application within the CyberClocks™ software. You can download a copy of CyberClocks for free on Cypress's web site at www.cypress.com.

### **Cypress FTG Programmer**

The Cypress frequency timing generator (FTG) Programmers is a portable programmer designed to custom program our family of EPROM field programmable clock devices. The FTG programmers connect to a PC serial port and allow users of CyClocks software to quickly and easily program any of the CY2291F, CY2292F, CY2071AF, and CY2907F devices. The ordering code for the Cypress FTG Programmer is CY3670.

### **Custom Configuration Request Procedure**

The CY229x are EPROM-programmable devices that may be configured in the factory or in the field by a Cypress Field Application Engineer (FAE). The output frequencies requested are matched as closely as the internal PLL divider and multiplier options allow. All custom requests must be submitted to your local Cypress FAE or sales representative. The method to use to request custom configurations is:

Use CyClocks™ software. This software automatically calculates the output frequencies that can be generated by the CY229x devices and provides a print-out of final pinout which can be submitted (in electronic or print format) to your local FAE or sales representative. The CyClocks software is available free of charge from the Cypress web site (http://www.cypress.com) or from your local sales representative.

Once the custom request has been processed you receive a part number with a 3-digit extension (for example, CY2292SC-128) specific to the frequencies and pinout of your device. This is the part number used for samples requests and production orders.



# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Supply voltage .....-0.5 V to + 7.0 V DC input voltage .....-0.5 V to + 7.0 V

Storage temperature	–65 °C to +150 °C
Maximum soldering temperature (10 sec	) 260 °C
Junction temperature	150 °C
Package power dissipation	750 mW
Static discharge voltage (per MIL-STD-883, Method 3015)	≥ 2000 V

# **Operating Conditions**

Parameter [5]	Description	Part Numbers	Min	Max	Unit
$V_{DD}$	Supply voltage, 5.0 V operation	All	4.5	5.5	V
$V_{DD}$	Supply voltage, 3.3 V operation	All	3.0	3.6	V
V <sub>BATT[1]</sub>	Battery backup voltage	All	2.0	5.5	V
T <sub>A</sub>	Commercial operating temperature, ambient	CY2291/CY2291F	0	+70	°C
	Industrial operating temperature, ambient	CY2291I/CY2291FI	-40	+85	°C
C <sub>LOAD</sub>	Max. load capacitance 5.0 V operation	All	_	25	pF
C <sub>LOAD</sub>	Max. load capacitance 3.3 V operation	All	-	15	pF
f <sub>REF</sub>	External reference crystal	All	10.0	25.0	MHz
	External reference clock [6, 7, 8]	All	1	30	MHz
t <sub>PU</sub>	Power-up time for all VDDs to read be monotonic)	ch minimum specified voltage (power ramps must	0.05	50	ms

<sup>5.</sup> Electrical parameters are guaranteed by design with these operating conditions, unless otherwise noted.

<sup>6.</sup> External input reference clock must have a duty cycle between 40% and 60%, measured at V<sub>DD</sub>/2.
7. Please refer to Whitepaper "Crystal Parameters Recommendation for Cypress Frequency Synthesizers" for information on AC-coupling the external input reference

The oscillator circuit is optimized for a crystal reference and for external reference clocks up to 20 MHz. For external reference clocks above 20 MHz, it is recommended that a  $150\Omega$  pull up resistor to  $V_{DD}$  be connected to the Xout pin.



# **Electrical Characteristics, Commercial 5.0 V**

Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = 4.0 mA	2.4	_	_	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 4.0 mA	_	_	0.4	V
V <sub>OH-32</sub>	32.768-kHz HIGH-level output voltage	I <sub>OH</sub> = 0.5 mA	V <sub>BATT</sub> × 0.5	_	_	V
V <sub>OL-32</sub>	32.768-kHz LOW-level output voltage	I <sub>OL</sub> = 0.5 mA	_	-	0.4	V
V <sub>IH</sub>	HIGH-level input voltage <sup>[9]</sup>	Except crystal pins	2.0	-	_	V
V <sub>IL</sub>	LOW-level input voltage <sup>[9]</sup>	Except crystal pins	_	_	0.8	V
I <sub>IH</sub>	Input HIGH current	$V_{IN} = V_{DD} - 0.5 \text{ V}$	_	<1	10	μА
I <sub>IL</sub>	Input LOW current	V <sub>IN</sub> = +0.5 V	_	<1	10	μА
I <sub>OZ</sub>	Output leakage current	Three-state outputs	_	_	250	μА
I <sub>DD</sub>	V <sub>DD</sub> supply current commercial <sup>[10]</sup>	$V_{DD} = V_{DD}$ Max., 5 V operation	_	75	100	mA
I <sub>DDS</sub>	V <sub>DD</sub> power supply current in shutdown mode <sup>[10]</sup>	Shutdown active, excluding V <sub>BATT</sub> CY2291 / CY2291F	-	10	50	μА
I <sub>BATT</sub>	V <sub>BATT</sub> power supply current	V <sub>BATT</sub> = 3.0 V	_	5	15	μА

# **Electrical Characteristics, Commercial 3.3 V**

Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = 4.0 mA	2.4	_	_	V
$V_{OL}$	LOW-level output voltage	I <sub>OL</sub> = 4.0 mA	_	_	0.4	V
V <sub>OH-32</sub>	32.768-kHz HIGH-level output voltage	I <sub>OH</sub> = 0.5 mA	V <sub>BATT</sub> 0.5	_	_	V
V <sub>OL-32</sub>	32.768-kHz LOW-level output voltage	I <sub>OL</sub> = 0.5 mA	_	_	0.4	V
V <sub>IH</sub>	HIGH-level input voltage <sup>[9]</sup>	Except crystal pins	2.0	_	_	V
V <sub>IL</sub>	LOW-level input voltage <sup>[9]</sup>	Except crystal pins	_	_	0.8	V
I <sub>IH</sub>	Input HIGH current	$V_{IN} = V_{DD} - 0.5 \text{ V}$	_	<1	10	μА
I <sub>IL</sub>	Input LOW current	V <sub>IN</sub> = +0.5 V	_	<1	10	μА
I <sub>OZ</sub>	Output leakage current	Three-state outputs	-	_	250	μΑ
I <sub>DD</sub>	V <sub>DD</sub> supply current <sup>[10]</sup> commercial	$V_{DD} = V_{DD}$ Max., 3.3 V operation	_	50	65	mA
I <sub>DDS</sub>	V <sub>DD</sub> power supply current in shutdown mode <sup>[10]</sup>	Shutdown active, CY2291 / CY2291F	_	10	50	μА
I <sub>BATT</sub>	V <sub>BATT</sub> power supply current	V <sub>BATT</sub> = 3.0 V	_	5	15	μА

Document Number: 38-07189 Rev. \*I

<sup>9.</sup> Xtal inputs have CMOS thresholds.

10. Load = Max., V<sub>IN</sub> = 0V or V<sub>DD</sub>, Typical (–104) configuration, CPUCLK = 66 MHz. Other configurations vary. Power can be approximated by the following formula (multiply by 0.65 for 3V operation): I<sub>DD</sub>=10+0.06•(F<sub>CPLL</sub>+F<sub>UPLL</sub>+2•F<sub>SPLL</sub>)+0.27•(F<sub>CLKA</sub>+F<sub>CLKB</sub>+F<sub>CLKC</sub>+F<sub>CLKD</sub>+F<sub>CPUCLK</sub>+F<sub>CLKF</sub>+F<sub>XBUF</sub>).



# **Electrical Characteristics, Industrial 5.0 V**

Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = 4.0 mA	2.4	_	_	V
$V_{OL}$	LOW-level output voltage	I <sub>OL</sub> = 4.0 mA	_	_	0.4	V
V <sub>OH-32</sub>	32.768-kHz HIGH-level output voltage	I <sub>OH</sub> = 0.5 mA	V <sub>BATT</sub> 0.5	_	_	V
V <sub>OL-32</sub>	32.768-kHz LOW-level output voltage	I <sub>OL</sub> = 0.5 mA	_	_	0.4	V
V <sub>IH</sub>	HIGH-level input voltage <sup>[11]</sup>	Except crystal pins	2.0	-	_	V
V <sub>IL</sub>	LOW-level input voltage <sup>[11]</sup>	Except crystal pins	_	-	0.8	V
I <sub>IH</sub>	Input HIGH current	$V_{IN} = V_{DD} - 0.5 \text{ V}$	_	< 1	10	μА
I <sub>IL</sub>	Input LOW current	V <sub>IN</sub> = +0.5 V	_	< 1	10	μА
I <sub>OZ</sub>	Output Leakage Current	Three-state outputs	_	_	250	μΑ
I <sub>DD</sub>	V <sub>DD</sub> supply current <sup>[12]</sup> industrial	$V_{DD} = V_{DD}$ Max., 5 V operation	_	75	110	mA
I <sub>DDS</sub>	V <sub>DD</sub> power supply current in shutdown mode <sup>[12]</sup>	Shutdown active, CY2291I / CY2291FI	_	10	100	μА
I <sub>BATT</sub>	V <sub>BATT</sub> power supply current	V <sub>BATT</sub> = 3.0 V	_	5	15	μА

# **Electrical Characteristics, Industrial 3.3 V**

Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = 4.0 mA	2.4	_	_	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 4.0 mA	_	_	0.4	V
V <sub>OH-32</sub>	32.768-kHz HIGH-level output voltage	I <sub>OH</sub> = 0.5 mA	$V_{BATT} \times 0.5$	_	_	V
V <sub>OL-32</sub>	32.768-kHz LOW-Level Output Voltage	I <sub>OL</sub> = 0.5 mA	_	-	0.4	V
V <sub>IH</sub>	HIGH-level input voltage <sup>[11]</sup>	Except crystal pins	2.0	_	-	V
V <sub>IL</sub>	LOW-level input voltage <sup>[11]</sup>	Except crystal pins	_	_	0.8	V
I <sub>IH</sub>	Input HIGH current	$V_{IN} = V_{DD} - 0.5 V$	_	< 1	10	μΑ
I <sub>IL</sub>	Input LOW current	V <sub>IN</sub> = +0.5 V	_	< 1	10	μΑ
l <sub>oz</sub>	Output leakage current	Three-state outputs	_	_	250	μΑ
I <sub>DD</sub>	V <sub>DD</sub> supply current <sup>[12]</sup> industrial	$V_{DD} = V_{DD}$ max., 3.3 V operation	_	50	70	mA
I <sub>DDS</sub>	V <sub>DD</sub> power supply current in shutdown mode <sup>[12]</sup>	Shutdown active, CY2291I / CY2291FI	-	10	100	μА
I <sub>BATT</sub>	V <sub>BATT</sub> power supply current	V <sub>BATT</sub> = 3.0 V	_	5	15	μΑ

### Notes

Document Number: 38-07189 Rev. \*I

<sup>11.</sup> Xtal inputs have CMOS thresholds.

<sup>12.</sup> Load = Max., V<sub>IN</sub> = 0V or V<sub>DD</sub>, Typical (-104) configuration, CPUCLK = 66 MHz. Other configurations vary. Power can be approximated by the following formula (multiply by 0.65 for 3V operation): I<sub>DD</sub>=10+0.06•(F<sub>CPLL</sub>+F<sub>UPLL</sub>+2•F<sub>SPLL</sub>)+0.27•(F<sub>CLKA</sub>+F<sub>CLKB</sub>+F<sub>CLKC</sub>+F<sub>CLKD</sub>+F<sub>CPUCLK</sub>+F<sub>CLKF</sub>+F<sub>XBUF</sub>).



# Switching Characteristics, Commercial 5.0 V

Parameter	Name	Description	Mi	п Тур	Max	Unit
t <sub>1</sub>	Output period	Clock output range, 5 V operation CY229	1 10 (100 N		13000 (76.923 kHz)	ns
		CY229	1F 11. (90 M		13000 (76.923 kHz)	ns
	Output duty cycle <sup>[13]</sup>	Duty cycle for outputs, defined as $t_2 \div t_1^{[14]}$ $f_{OUT} \ge 66 \text{ MHz}$	409	% 50%	60%	-
		Duty cycle for outputs, defined as $t_2 \div t_1^{[14]}$ $f_{OUT} < 66$ MHz	459	% 50%	55%	1
t <sub>3</sub>	Rise time	Output clock rise time <sup>[15]</sup>	-	3	5	ns
t <sub>4</sub>	Fall time	Output clock fall time <sup>[15]</sup>	_	2.5	4	ns
t <sub>5</sub>	Output disable time	Time for output to enter three-state mode after SHUTDOWN/OE goes LOW	-	10	15	ns
t <sub>6</sub>	Output enable time	Time for output to leave three-state mode after SHUTDOWN/OE goes HIGH	-	10	15	ns
t <sub>7</sub>	Skew	Skew delay between any identical or related outputs <sup>[12]</sup>	- 1, 16]	< 0.25	0.5	ns
t <sub>8</sub>	CPUCLK Slew	Frequency transition rate	1.0	) –	20.0	MHz/ms
t <sub>9A</sub>	Clock jitter <sup>[17]</sup>	Peak-to-peak period jitter ( $t_{9,}$ Max. – $t_{9A}$ min.),% of clock pe ( $t_{OUT} \le 4$ MHz)		< 0.5	1	%
t <sub>9B</sub>	Clock jitter <sup>[17]</sup>	Peak-to-peak period jitter ( $t_{9l}$ Max. – $t_{9B}$ min.) (4 MHz $\leq$ $t_{OUT} \leq$ 16 MHz)	В -	< 0.7	1	ns
t <sub>9C</sub>	Clock jitter <sup>[17]</sup>	Peak-to-peak period jitter (16 MHz < f <sub>OUT</sub> ≤ 50 MHz)	-	< 400	500	ps
t <sub>9D</sub>	Clock jitter <sup>[17]</sup>	Peak-to-peak period jitter (f <sub>OUT</sub> > 50 MHz)	_	< 250	350	ps
t <sub>10A</sub>	Lock time for CPLL	Lock Time from Power-up	_	< 25	50	ms
t <sub>10B</sub>	Locktime for UPLL and SPLL	Lock Time from Power-up	_	< 0.25	1	ms
	Slew limits	CPU PLL Slew limits CY229	1 8	_	100	MHz
		CY229	1F 8	_	90	MHz

Notes

13. XBUF duty cycle depends on XTALIN duty cycle.

14. Measured at 1.4 V.

15. Measured between 0.4V and 2.4 V.

16. CLKF is not guaranteed to be in phase with CLKA-D, even if it is referenced off the same PLL.

17. Jitter varies with configuration. All standard configurations sample tested at the factory conform to this limit. For more information on jitter, please refer to the WhitePaper: "Datasheet Jitter Specifications for Cypress Timing Products".



# **Switching Characteristics, Commercial 3.3 V**

Parameter	Name	Description	on	Min	Тур	Max	Unit
t <sub>1</sub>	Output period	Clock output range, 3.3 V operation	CY2291	12.5 (80 MHz)	-	13000 (76.923 kHz)	ns
			CY2291F	15 (66.6 MHz)	-	13000	ns
	Output duty cycle [18]	Duty cycle for output defined as $t_2 \div t_1^{[19]}$ $f_{OUT} \ge 66 \text{ MHZ}$	S,	40%	50%	60%	_
		Duty cycle for output defined as $t_2 \div t_1^{[19]}$ $f_{OUT} < 66 \text{ MHZ}$	s,	45%	50%	55%	_
t <sub>3</sub>	Rise time	Output clock rise time	e <sup>[20]</sup>	_	3	5	ns
t <sub>4</sub>	Fall time	Output clock fall time	[20]	_	2.5	4	ns
t <sub>5</sub>	Output disable time	Time for output to en three-state mode afte SHUTDOWN/OE god	er	-	10	15	ns
t <sub>6</sub>	Output enable time	Time for output to leave three-state mode after SHUTDOWN/OE goes HIGH		-	10	15	ns
t <sub>7</sub>	Skew	Skew delay between identical or related or	any utputs <sup>[19, 21]</sup>	_	< 0.25	0.5	ns
t <sub>8</sub>	CPUCLK Slew	Frequency transition	rate	1.0	_	20.0	MHz/ms
t <sub>9A</sub>	Clock jitter <sup>[22]</sup>	Peak-to-peak period (t <sub>9A</sub> Max. – t <sub>9A</sub> min.), % of clock period (f <sub>O</sub>	jitter <sub>UT</sub> ≤ 4 MHz)	-	< 0.5	1	%
t <sub>9B</sub>	Clock jitter <sup>[22]</sup>	Peak-to-peak period $(t_{9B} \text{ Max.} - t_{9B} \text{ min.})$ $(4 \text{ MHz} \leq t_{OUT} \leq 16 \text{ N})$	•	-	< 0.7	1	ns
t <sub>9C</sub>	Clock jitter <sup>[22]</sup>	Peak-to-peak period (16 MHz < f <sub>OUT</sub> ≤ 50		_	< 400	500	ps
t <sub>9D</sub>	Clock jitter <sup>[22]</sup>	Peak-to-peak period (f <sub>OUT</sub> > 50 MHz)	Peak-to-peak period jitter		< 250	350	ps
t <sub>10A</sub>	Lock time for CPLL	Lock time from power	r-up	-	< 25	50	ms
t <sub>10B</sub>	Lock time for UPLL and SPLL	Lock time from power	r-up	-	< 0.25	1	ms
	Slew limits	CPU PLL slew limits	CY2291	8	-	80	MHz
			CY2291F	8	-	66.6	MHz

<sup>18.</sup> XBUF duty cycle depends on XTALIN duty cycle.
19. Measured at 1.4 V.

Measured at 1.4 v.
 Measured between 0.4 V and 2.4 V.
 CLKF is not guaranteed to be in phase with CLKA-D, even if it is referenced off the same PLL.
 Jitter varies with configuration. All standard configurations sample tested at the factory conform to this limit. For more information on jitter, please refer to the WhitePaper: "Datasheet Jitter Specifications for Cypress Timing Products".



# Switching Characteristics, Industrial 5.0 V

Parameter	rameter Name Description		on	Min	Тур	Max	Unit
t <sub>1</sub>	Output period	Clock output range, 5 V operation	CY2291I	11.1 (90 MHz)	-	13000 (76.923 kHz)	ns
			CY2291FI	12.5 (80 MHz)	_	13000 (76.923 kHz)	ns
	Output duty cycle <sup>[23]</sup>	Duty cycle for outputs, defined as $t_2 \div t_1^{[24]}$ $f_{OUT} \ge 66$ MHz		40%	50%	60%	_
		Duty cycle for outputs, defined as $t_2 \div t_1^{[24]}$ $f_{OUT} < 66 \text{ MHz}$		45%	50%	55%	_
t <sub>3</sub>	Rise time	Output clock rise tim	e <sup>[25]</sup>	-	3	5	ns
t <sub>4</sub>	Fall time	Output clock fall time	[25]	-	2.5	4	ns
t <sub>5</sub>	Output disable time	Time for output to enter three-state mode after SHUTDOWN/OE goes LOW		-	10	15	ns
t <sub>6</sub>	Output enable time	Time for output to leave three-state mode after SHUTDOWN/OE goes HIGH		_	10	15	ns
t <sub>7</sub>	Skew	Skew delay between any identical or related outputs [24, 26]		_	< 0.25	0.5	ns
t <sub>8</sub>	CPUCLK Slew	Frequency transition rate		1.0	_	20.0	MHz/ms
t <sub>9A</sub>	Clock Jitter <sup>[27]</sup>	Peak-to-peak period jitter (t <sub>9A</sub> Max. – t <sub>9A</sub> min.), % of clock period (f <sub>OUT</sub> ≤ 4 MHz)		-	< 0.5	1	%
t <sub>9B</sub>	Clock jitter <sup>[27]</sup>	Peak-to-peak period jitter (t <sub>9B</sub> Max. – t <sub>9B</sub> min.) (4 MHz ≤ f <sub>OUT</sub> ≤ 16 MHz)		-	< 0.7	1	ns
t <sub>9C</sub>	Clock jitter <sup>[27]</sup>	Peak-to-peak period jitter (16 MHz < f <sub>OUT</sub> ≤ 50 MHz)		_	< 400	500	ps
t <sub>9D</sub>	Clock jitter <sup>[27]</sup>	Peak-to-peak period jitter (f <sub>OUT</sub> > 50 MHz)		_	< 250	350	ps
t <sub>10A</sub>	Lock time for CPLL	Lock time from power-up		_	< 25	50	ms
t <sub>10B</sub>	Lock time for UPLL and SPLL	SPLL Lock time from power-up		_	< 0.25	1	ms
	Slew limits	CPU PLL Slew limits	CY2291I	8	-	90	MHz
			CY2291FI	8	_	80	MHz

- 23. XBUF duty cycle depends on XTALIN duty cycle. 24. Measured at 1.4 V.

Measured at 1.4 v.
 Measured between 0.4 V and 2.4 V.
 CLKF is not guaranteed to be in phase with CLKA-D, even if it is referenced off the same PLL.
 Jitter varies with configuration. All standard configurations sample tested at the factory conform to this limit. For more information on jitter, please refer to the WhitePaper: "Datasheet Jitter Specifications for Cypress Timing Products".



# Switching Characteristics, Industrial 3.3 V

Parameter	ameter Name Description		on	Min	Тур	Max	Unit
t <sub>1</sub>	Output period	Clock output range, 3.3 V operation	CY2291I	15 (66.6 MHz)	-	13000 (76.923 kHz)	ns
			CY2291FI	16.66 (60 MHz)	-	13000 (76.923 kHz)	ns
	Output duty cycle <sup>[28]</sup>	Duty cycle for output defined as $t_2 \div t_1^{[29]}$ $f_{OUT} \ge 66 \text{ MHz}$	S,	40%	50%	60%	_
		Duty cycle for output defined as $t_2 \div t_1^{[29]}$ $f_{OUT} < 66 \text{ MHZ}$	S,	45%	50%	55%	_
t <sub>3</sub>	Rise time	Output clock rise time	e <sup>[30]</sup>	_	3	5	ns
t <sub>4</sub>	Fall time	Output clock fall time	[30]	_	2.5	4	ns
t <sub>5</sub>	Output disable time	Time for output to enter three-state mode after SHUTDOWN/OE goes LOW		-	10	15	ns
t <sub>6</sub>	Output enable time	Time for output to leave three-state mode after SHUTDOWN/OE goes HIGH		-	10	15	ns
t <sub>7</sub>	Skew	Skew delay between any identical or related outputs [29, 31]		_	< 0.25	0.5	ns
t <sub>8</sub>	CPUCLK slew	Frequency transition rate		1.0	-	20.0	MHz/ms
t <sub>9A</sub>	Clock jitter <sup>[32]</sup>	Peak-to-peak period jitter (t <sub>9A</sub> Max. – t <sub>9A</sub> min.), % of clock period (f <sub>OUT</sub> ≤ 4 MHz)		-	< 0.5	1	%
t <sub>9B</sub>	Clock jitter <sup>[32]</sup>	Peak-to-peak period jitter (t <sub>9B</sub> Max. – t <sub>9B</sub> min.) (4 MHz ≤ f <sub>OUT</sub> ≤ 16 MHz)		-	< 0.7	1	ns
t <sub>9C</sub>	Clock jitter <sup>[32]</sup>	Peak-to-peak period jitter (16 MHz < f <sub>OUT</sub> ≤ 50 MHz)		_	< 400	500	ps
t <sub>9D</sub>	Clock jitter <sup>[32]</sup>	Peak-to-peak period jitter (f <sub>OUT</sub> > 50 MHz)		-	< 250	350	ps
t <sub>10A</sub>	Lock time for CPLL	Lock time from power-up		_	< 25	50	ms
t <sub>10B</sub>	Lock time for UPLL and SPLL	Lock time from powe	r-up	_	< 0.25	1	ms
	Slew limits	CPU PLL slew limits	CY2291I	8	-	66.6	MHz
			CY2291FI	8	_	60	MHz

<sup>28.</sup> XBUF duty cycle depends on XTALIN duty cycle. 29. Measured at 1.4 V.

Measured at 1.4 v.
 Measured between 0.4 V and 2.4 V.
 CLKF is not guaranteed to be in phase with CLKA-D, even if it is referenced off the same PLL.
 Jitter varies with configuration. All standard configurations sample tested at the factory conform to this limit. For more information on jitter, please refer to the WhitePaper: "Datasheet Jitter Specifications for Cypress Timing Products".



# **Switching Waveforms**

Figure 2. All Outputs, Duty Cycle and Rise/Fall Time




Figure 3. Output Three-State Timing [33]




Figure 4. CLK Outputs Jitter and Skew






Figure 5. CPU Frequency Change



# **Test Circuit**



### Note

33. The CY2291 has weak pull downs on all outputs (except 32K). Hence, when a three-state condition is forced on the outputs, the output pins are pulled LOW.



# **Ordering Information**


Ordering Code	Package Type	Operating Range	Operating Voltage
Pb-free			
CY2291FX	20-pin SOIC	Commercial	3.3 V or 5.0 V
CY2291FXT	20-pin SOIC – Tape and reel	Commercial	3.3 V or 5.0 V

Some product offerings are factory programmed customer specific devices with customized part numbers. The Possible Configurations table shows the available device types, but not complete part numbers. Contact your local Cypress FAE of Sales Representative for more information.

## **Possible Configurations**

Ordering Code	Package Type	ackage Type Operating Range	
Pb-free			
CY2291SXC-XXX	20-pin SOIC	Commercial	5.0 V
CY2291SXC-XXXT	20-pin SOIC – Tape and reel	Commercial	5.0 V
CY2291SXL-XXX	20-pin SOIC	Commercial	3.3 V
CY2291SXL-XXXT	20-pin SOIC – Tape and reel	Commercial	3.3 V

## **Ordering Code Definitions**






# **Packaging Information**

# **Package Characteristics**

Package θ <sub>JA</sub> (°C/W)		θ <sub>JC</sub> (°C/W)	Transistor Count	
20-pin SOIC	20-pin SOIC 70		9271	

# **Package Diagram**

Figure 7. 20-pin SOIC (0.513 × 0.300 × 0.0932 Inches) Package Outline, 51-85024





# **Acronyms**

Acronym	Description	Acronym	Description
CLKIN	Clock Input	SPLL	System Phase Locked Loop
CMOS	complementary Metal Oxide Semiconductor	PPM	Parts Per Million
OE	Output Enable	FTG	Frequency Time Generator
PLL	Phase Locked Loop	FAE	Field Application Engineer

# **Document Conventions**

# **Units of Measure**

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degrees Celsius	μV	microvolt
fF	femtofarad	mA	milliampere
KB	1024 bytes	ms	millisecond
Kbit	1024 bits	nA	nanoampere
kHz	kilohertz	ns	nanosecond
MHz	megahertz	nV	nanovolt
M?	megaohm	рА	picoampere
μA	microampere	pF	picofarad
μF	microfarad	рр	peak-to-peak
μH	microhenry	ppm	parts per million
μs	microsecond	ps	picosecond



# **Document History Page**

Revision	ECN	Orig. of	Submission	Description of Change
INCVISION	LON	Change	Date	Description of change
**	110321	SZV	10/28/01	Change from Spec number: 38-00410 to 38-07189
*A	121836	RBI	12/14/02	Power up requirements added to Operating Conditions Information
*B	276756	RGL	10/18/04	Added Lead Free Devices
*C	2565316	AESA/ KVM	09/16/08	Added Note "Not recommended for new designs." Removed part number CY2291F, CY2291FT, CY2291SC-XXX, CY2291SC-XXXT, CY2291SI-XXX, CY2291SI-XXXT, CY2291SL-XXX, CY2291SL-XXXT, CY2291FIT, CY2291SXI-XXX, CY2291SXI-XXXT, CY2291FXI and CY2291FXIT. Changed CyClocks reference to include CyberClocks. Changed Lead-free to Pb-free. Updated Package diagram 51-85024 *B to 51-85024 *C. Updated template.
*D	2898985	KVM	03/25/2010	Updated Ordering Information. Added note regarding Possible Configurations in Ordering Information section Added Possible Configurations (for "xxx" parts). Updated Package Diagram
*E	3080949	BASH	11/10/2010	Removed Benefits. Added Functional Description content Removed Operation content from the data sheet. Added Acronyms and Units of Measure. Updated as per new template
*F	3450141	PURU	01/12/2011	Added note 1 regarding VBATT and Watch crystal Removed multiple occurrences of many notes Changed $\theta_{JA}$ and $\theta_{JC}$ values to 70 and 46 respectively under Package Characteristics section.
*G	3849272	PURU	12/21/2012	Removed "Understanding the CY2291 and CY2292" application note related information in all instances across the document.
*H	4201345	CINM	11/25/2013	Updated Packaging Information: Updated Package Diagram: spec 51-85024 – Changed revision from *D to *E. Updated in new template. Completing Sunset Review.
*	4576237	XHT	11/21/2014	Added related documentation hyperlink in page 1. Updated Figure 7 (spec 51-85024 *E to *F) in Package Diagram .



# Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive Clocks & Buffers Interface

**Lighting & Power Control** 

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

## PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

# **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2008-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.