

# Spread Aware™, Frequency Multiplier, and Zero Delay Buffer

## Features


- Spread Aware™ – designed to work with SSFTG reference signals
- 90 ps typical jitter OUT2
- 200 ps typical jitter OUT1
- 65 ps typical output-to-output skew
- 90 ps typical propagation delay
- Voltage range: 3.3 V ± 5%, or 5 V ± 10%
- Output frequency range: 20 MHz - 133 MHz
- Two outputs
- Configuration options allow various multiplication of the reference frequency, refer to [Configuration Options](#) to determine the specific option which meets your multiplication needs
- Available in 8-pin SOIC package

## Configuration Options


FBIN	FS0	FS1	OUT1	OUT2
OUT1	0	0	2 X REF	REF
OUT1	1	0	4 X REF	2 X REF
OUT1	0	1	REF	REF/2
OUT1	1	1	8 X REF	4 X REF
OUT2	0	0	4 X REF	2 X REF
OUT2	1	0	8 X REF	4 X REF
OUT2	0	1	2 X REF	REF
OUT2	1	1	16 X REF	8 X REF

For a complete list of related documentation, click [here](#).

## Block Diagram



## Pin Configuration



## Pin Definitions

Pin Name	Pin No.	Pin Type	Pin Description
IN	2	I	<b>Reference Input:</b> The output signals will be synchronized to this signal.
FBIN	1	I	<b>Feedback Input:</b> This input must be fed by one of the outputs (OUT1 or OUT2) to ensure proper functionality. If the trace between FBIN and the output pin being used for feedback is equal in length to the traces between the outputs and the signal destinations, then the signals received at the destinations will be synchronized to the REF signal input (IN).
OUT1	6	O	<b>Output 1:</b> The frequency of the signal provided by this pin is determined by the feedback signal connected to FBIN, and the FS0:1 inputs (see <a href="#">Table</a> ).
OUT2	8	O	<b>Output 2:</b> The frequency of the signal provided by this pin is one-half of the frequency of OUT1. See <a href="#">Table</a> .
V <sub>DD</sub>	7	P	<b>Power Connections:</b> Connect to 3.3 V or 5 V. This pin should be bypassed with a 0.1- $\mu$ F decoupling capacitor. Use ferrite beads to help reduce noise for optimal jitter performance.
GND	3	P	<b>Ground Connection:</b> Connect all grounds to the common system ground plane.
FS0:1	4, 5	I	<b>Function Select Inputs:</b> Tie to VDD (HIGH, 1) or GND (LOW, 0) as desired per <a href="#">Table</a> .

## Overview

The CY23S02 is a two-output zero delay buffer and frequency multiplier. It provides an external feedback path allowing maximum flexibility when implementing the Zero Delay feature. This is explained further in the sections of this data sheet titled “How to Implement Zero Delay,” and “Inserting Other Devices in Feedback Path.”


The CY23S02 is a pin-compatible upgrade of the Cypress W42C70-01. The CY23S02 addresses some application dependent problems experienced by users of the older device. Most importantly, it addresses the tracking skew problem induced by a reference that has Spread Spectrum Timing enabled on it.

## Spread Aware

Many systems being designed now utilize a technology called spread spectrum frequency timing generation. Cypress has been one of the pioneers of SSFTG development, and we designed this product so as not to filter off the Spread Spectrum feature of the Reference input, assuming it exists. When a zero delay buffer is not designed to pass the SS feature through, the result is a significant amount of tracking skew which may cause problems in systems requiring synchronization.

For more details on Spread Spectrum timing technology, please see the Cypress application note titled, “EMI Suppression Techniques with Spread Spectrum Frequency Timing Generator (SSFTG) ICs.”

Figure 1. Schematic/Suggested Layout



**How to Implement Zero Delay**

Typically, zero delay buffers (ZDBs) are used because a designer wants to provide multiple copies of a clock signal in phase with each other. The whole concept behind ZDBs is that the signals at the destination chips are all going HIGH at the same time as the input to the ZDB. In order to achieve this, layout must compensate for trace length between the ZDB and the target devices. The method of compensation is described below.

External feedback is the trait that allows for this compensation. The PLL on the ZDB causes the feedback signal to be in phase with the reference signal. When laying out the board, match the trace lengths between the output being used for feed back and the FBIN input to the PLL.

If it is desirable to either add a little delay, or slightly precede the input signal, this may also be affected by either making the trace to the FBIN pin a little shorter or a little longer than the traces to the devices being clocked.


**Inserting Other Devices in Feedback Path**

Another nice feature available due to the external feedback is the ability to synchronize signals up to the signal coming from some other device. This implementation can be applied to any device (ASIC, multiple output clock buffer/driver, and so on) that is put into the feedback path.

Referring to Figure 2, if the traces between the ASIC/Buffer and the destination of the clock signal(s) (A) are equal in length to the trace between the buffer and the FBIN pin, the signals at the

destination(s) device is driven HIGH at the same time the Reference clock provided to the ZDB goes HIGH. Synchronizing the other outputs of the ZDB to the outputs from the ASIC/Buffer is more complex however, as any propagation delay in the ASIC/Buffer must be accounted for.

Figure 2. Six Output Buffer in the Feedback Path



**Phase Alignment**

In cases where OUT1 (i.e., the higher frequency output) is connected to FBIN input pin the output OUT2 rising edges may be either 0° or 180° phase aligned to the IN input waveform (as set randomly when the input and/or power is supplied). If OUT2 is desired to be rising-edge aligned to the IN input’s rising edge, then connect the OUT2 (i.e., the lowest frequency output) to the FBIN pin. This setup provides a consistent input-output phase relationship.

## Absolute Maximum Ratings

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Rating	Unit
$V_{DD}, V_{IN}$	Voltage on any pin with respect to GND	-0.5 to +7.0	V
$T_{STG}$	Storage temperature	-65 to +150	°C
$T_A$	Operating temperature	0 to +70	°C
$T_B$	Ambient temperature under bias	-55 to +125	°C
$P_D$	Power dissipation	0.5	W

## DC Electrical Characteristics

$T_A = 0\text{ °C to }70\text{ °C or }-40\text{ °C to }85\text{ °C}, V_{DD} = 3.3\text{ V} \pm 5\%$

Parameter	Description	Test Condition	Min.	Typ.	Max.	Unit
$I_{DD}$	Supply current	Unloaded, 133 MHz	-	17	35	mA
$V_{IL}$	Input low voltage		-	-	0.8	V
$V_{IH}$	Input high voltage		2.0	-	-	V
$V_{OL}$	Output low voltage	$I_{OL} = 8\text{ mA}$	-	-	0.4	V
$V_{OH}$	Output high voltage	$I_{OH} = 8\text{ mA}$	2.4	-	-	V
$I_{IL}$	Input low current	$V_{IN} = 0\text{ V}$	-40	-	5	μA
$I_{IH}$	Input high current	$V_{IN} = V_{DD}$	-	-	5	μA

## DC Electrical Characteristics

$T_A = 0\text{ °C to }70\text{ °C or }-40\text{ °C to }85\text{ °C}, V_{DD} = 5\text{ V} \pm 10\%$

Parameter	Description	Test Condition	Min.	Typ.	Max.	Unit
$I_{DD}$	Supply Current	Unloaded, 133 MHz	-	31	50	mA
$V_{IL}$	Input Low Voltage		-	-	0.8	V
$V_{IH}$	Input High Voltage		2.0	-	-	V
$V_{OL}$	Output Low Voltage	$I_{OL} = 8\text{ mA}$	-	-	0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = 8\text{ mA}$	2.4	-	-	V
$I_{IL}$	Input Low Current	$V_{IN} = 0\text{ V}$	-80	-	5	μA
$I_{IH}$	Input High Current	$V_{IN} = V_{DD}$	-	-	5	μA

## AC Electrical Characteristics

 $T_A = 0\text{ }^{\circ}\text{C to }+70\text{ }^{\circ}\text{C or }-40\text{ }^{\circ}\text{C to }85\text{ }^{\circ}\text{C, }V_{DD} = 3.3\text{ V } \pm 5\%$ 

Parameter	Description	Test Condition	Min.	Typ.	Max.	Unit
$f_{IN}$	Input frequency <sup>[1]</sup>	OUT2 = REF	10	–	133	MHz
$f_{OUT}$	Output frequency	OUT1	20	–	133	MHz
$t_R$	Output rise time	0.8 V to 2.0 V, 15-pF load	–	–	3.5	ns
$t_F$	Output fall time	2.0 V to 0.8 V, 15-pF load	–	–	2.5	ns
$t_{ICLKR}$	Input clock rise time <sup>[2]</sup>		–	–	10	ns
$t_{ICLKF}$	Input clock fall time <sup>[2]</sup>		–	–	10	ns
$t_{PD}$	FBIN to IN (Reference Input) Skew <sup>[3, 4]</sup>		–	–	300	ps
$t_{DC}$	Duty cycle <sup>[5]</sup>	Note 5	40	50	60	%
$t_{LOCK}$	PLL lock time	Power supply stable	–	–	1.0	ms
$t_{JC}$	Jitter, Cycle-to-Cycle <sup>[6]</sup>	OUT1	–	200	300	ps
		OUT2	–	90	300	ps
$t_{SKEW}$	Output-output Skew		–	65	250	ps
$t_{PD}$	Propagation delay		–350	90	350	ps

## AC Electrical Characteristics

 $T_A = 0\text{ }^{\circ}\text{C to }+70\text{ }^{\circ}\text{C or }-40\text{ }^{\circ}\text{C to }85\text{ }^{\circ}\text{C, }V_{DD} = 5\text{ V } \pm 10\%$ 

Parameter	Description	Test Condition	Min.	Typ.	Max.	Unit
$f_{IN}$	Input frequency <sup>[1]</sup>	OUT2 = REF	10	–	133	MHz
$f_{OUT}$	Output frequency	OUT1	20	–	133	MHz
$t_R$	Output rise time	0.8 V to 2.0 V, 15-pF load	–	–	3.5	ns
$t_F$	Output fall time	2.0 V to 0.8 V, 15-pF load	–	–	2.5	ns
$t_{ICLKR}$	Input clock rise time <sup>[2]</sup>		–	–	10	ns
$t_{ICLKF}$	Input clock fall time <sup>[2]</sup>		–	–	10	ns
$t_{PD}$	FBIN to IN (Reference Input) Skew <sup>[3, 4]</sup>		–	–	300	ps
$t_D$	Duty cycle <sup>[7, 8]</sup>		40	50	60	%
$t_{LOCK}$	PLL lock time	Power supply stable	–	–	1.0	ms
$t_{JC}$	Jitter, Cycle-to-Cycle <sup>[6]</sup>	OUT1	–	200	300	ps
		OUT2	–	90	300	ps
$t_{SKEW}$	Output-output skew		–	65	250	ps
$t_{PD}$	Propagation delay		–350	90	350	ps


### Notes

1. Input frequency is limited by output frequency range and input to output frequency multiplication factor (that is determined by circuit configuration).
2. Longer input rise and fall time will degrade skew and jitter performance.
3. All AC specifications are measured with a 50  $\Omega$  transmission line, load terminated with 50  $\Omega$  to 1.4 V.
4. Skew is measured at 1.4 V on rising edges.
5. Duty cycle is measured at 1.4 V.
6. Jitter is measured on 133-MHz signal at 1.4 V, low frequency jitter = 350 ps.
7. Duty cycle is measured at 1.4 V, 120 MHz.
8. Duty cycle at 133 MHz is 35/65 worst case.

### Ordering Information

Ordering Code	Package Type	Temperature Grade
Pb-free		
CY23S02SXI-1	8-pin SOIC (150 mil)	Industrial, -40 °C to 85 °C
CY23S02SXI-1T	8-pin SOIC (150 mil) - Tape and Reel	Industrial, -40 °C to 85 °C

### Ordering Code Definitions




Package Diagram

Figure 3. 8-Pin (150-Mil) SOIC S8

1. DIMENSIONS IN INCHES[MM] MIN.  
MAX.
2. PIN 1 ID IS OPTIONAL,  
ROUND ON SINGLE LEADFRAME  
RECTANGULAR ON MATRIX LEADFRAME
3. REFERENCE JEDEC MS-012
4. PACKAGE WEIGHT 0.07gms

PART #	
S08.15	STANDARD PKG
SZ08.15	LEAD FREE PKG
SW8.15	LEAD FREE PKG



51-85066 \*F

**Acronyms**

Acronym	Description
ASIC	application-specific integrated circuit
EMI	electromagnetic interference
PLL	phase-locked loop
SOIC	small outline integrated circuit
SSFTG	Spread Spectrum Frequency Timing Generator
VCO	voltage controlled oscillator
ZDB	zero delay buffer

**Document Conventions**

**Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
μA	microamperes
mA	milliamperes
ms	milliseconds
MHz	megahertz
ns	nanoseconds
pF	picofarads
ps	picoseconds
V	volts
W	watts

**Document History Page**

Document Title: CY23S02, Spread Aware™, Frequency Multiplier, and Zero Delay Buffer Document Number: 38-07155				
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	110265	12/18/01	SZV	Change from Spec number: 38-00795 to 38-07155
OBS	292037	See ECN	RGL	To Obsolete the DS
*B	348376	See ECN	RGL	Minor Change: Re-activate the Spec (Only commercial are obsoleted, all industrial parts area still active).
*C	378857	See ECN	RGL	Updated <a href="#">Overview</a> : Added <a href="#">Phase Alignment</a> . Add typical char data.
*D	2894970	03/23/2010	KVM	Updated <a href="#">Ordering Information</a> (Removed inactive parts). Updated <a href="#">Package Diagram</a> .
*E	3339549	08/08/2011	PURU	Added <a href="#">Ordering Code Definitions</a> under <a href="#">Ordering Information</a> . Updated <a href="#">Package Diagram</a> . Added <a href="#">Acronyms and Units of Measure</a> .
*F	4499739	09/11/2014	TAVA	Updated <a href="#">Package Diagram</a> : spec 51-85066 – Changed revision from *E to *F. Updated in new template. Completing Sunset Review.
*G	4580603	11/26/2014	TAVA	Added related documentation hyperlink in page 1.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

<a href="#">Automotive</a>	<a href="#">cypress.com/go/automotive</a>
<a href="#">Clocks &amp; Buffers</a>	<a href="#">cypress.com/go/clocks</a>
<a href="#">Interface</a>	<a href="#">cypress.com/go/interface</a>
<a href="#">Lighting &amp; Power Control</a>	<a href="#">cypress.com/go/powerpsoc</a> <a href="#">cypress.com/go/plc</a>
<a href="#">Memory</a>	<a href="#">cypress.com/go/memory</a>
<a href="#">PSoC</a>	<a href="#">cypress.com/go/psoc</a>
<a href="#">Touch Sensing</a>	<a href="#">cypress.com/go/touch</a>
<a href="#">USB Controllers</a>	<a href="#">cypress.com/go/USB</a>
<a href="#">Wireless/RF</a>	<a href="#">cypress.com/go/wireless</a>

#### PSoC<sup>®</sup> Solutions

[psoc.cypress.com/solutions](#)  
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

#### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

#### Technical Support

[cypress.com/go/support](#)

---

© Cypress Semiconductor Corporation, 2005-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.