

### CY25403/CY25423/CY25483

# Three PLL Programmable Clock Generator with Spread Spectrum

#### **Features**


- Three fully integrated phase-locked loops (PLLs)
- Input frequency range
  - □ External crystal: 8 to 48 MHz
  - □ External reference: 8 to 166 MHz clock
- Reference clock input voltage range
  □ 2.5 V, 3.0 V, and 3.3 V for CY25483
  □ 1.8 V for CY25403 and CY25423
- Wide operating output frequency range
  □ 3 to 166 MHz
- Programmable spread spectrum with center and down spread option and lexmark and linear modulation profiles
- V<sub>DD</sub> supply voltage options
  □ 2.5 V, 3.0 V, and 3.3 V for CY25403 and CY25483
  □ 1.8 V for CY25423
- Selectable output clock voltages independent of V<sub>DD</sub> supply
   □ 2.5 V, 3.0 V, and 3.3 V for CY25403 and CY25483
   □ 1.8 V for CY25423
- Frequency select feature with option to select four different frequencies
- Power-down, output enable, and SS ON/OFF controls
- Low jitter, high accuracy outputs

- Ability to synthesize nonstandard frequencies with Fractional-N capability
- Three clock outputs with programmable drive strength
- Glitch-free outputs while frequency switching
- 8-pin SOIC package
- Commercial and Industrial temperature ranges

#### **Benefits**

- Multiple high performance PLLs allow synthesis of unrelated frequencies
- Nonvolatile programming for personalization of PLL frequencies, spread spectrum characteristics, drive strength, crystal load capacitance, and output frequencies
- Application specific programmable EMI reduction using Spread Spectrum for clocks
- Programmable PLLs for system frequency margin tests
- Meets critical timing requirements in complex system designs
- Suitability for PC, consumer, portable, and networking applications
- Capable of Zero PPM frequency synthesis error
- Uninterrupted system operation during clock frequency switch
- Application compatibility in standard and low power systems
- For a complete list of related documentation, click here.

### **Block Diagram**



Cypress Semiconductor Corporation Document Number: 001-12564 Rev. \*H 198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Revised December 3, 2014





### Contents

Device Selector Guide	3
Pinout	3
Pin Definitions	3
General Description	4
Configurable PLLs	
Input Reference Clocks	
VDD Power Supply Options	4
Spread Spectrum Control	4
Frequency Select	
Glitch-Free Frequency Switch	4
PD#/OE Mode	
Output Drive Strength	4
Generic Configuration and Custom Frequency	4
Absolute Maximum Conditions	5
Recommended Operating Conditions	5
DC Electrical Specifications	
AC Electrical Specifications	
Configuration Example for C-C Jitter	
Recommended Crystal Specification	
for SMD Package	7

Recommended Crystal Specification	
for Thru-Hole Package	8
Test and Measurement Setup	8
Voltage and Timing Definitions	
Ordering Information	
Possible Configurations	9
Ordering Code Definitions	10
Package Drawing and Dimensions	10
Acronyms	11
Document Conventions	11
Units of Measure	11
Document History Page	12
Sales, Solutions, and Legal Information	13
Worldwide Sales and Design Support	13
Products	
PSoC® Solutions	13
Cypress Developer Community	13
Technical Support	13




### **Device Selector Guide**

Device	Crystal Input	EXCLKIN Input	$V_{DD}$
CY25403	Yes	1.8 V LVCMOS	2.5 V, 3.0 V, 3.3 V
CY25483	No	2.5 V, 3.0 V, 3.3 V LVCMOS	2.5 V, 3.0 V, 3.3 V
CY25423	Yes	1.8 V LVCMOS	1.8 V

### **Pinout**

Figure 1. Pin Diagram - CY25403/CY25423/CY25483 8-pin SOIC



### **Pin Definitions**

Table 1. Pin Definition - CY25403/CY25423/CY25483

Pin Number	Name	10	Description
1	XIN/EXCLKIN	Input	Crystal input or external clock input (Refer Device Selector Guide on page 3)
2	$V_{DD}$	Power	Power supply (Refer Device Selector Guide on page 3)
3	CLK1	Output	Programmable clock output with spread spectrum
4	CLK2/FS0	Output/Input	Multifunction programmable pin: programmable clock output with no spread spectrum or frequency select pin
5	PD#/OE/FS1	Input	Multifunction programmable pin: power-down, output enable, or frequency select pin
6	CLK3/SSON	Output/Input	Multifunction programmable pin: programmable clock output with spread spectrum or spread spectrum ON/OFF control pin
7	GND	Power	Power supply ground
8	XOUT	Output	Crystal output

Document Number: 001-12564 Rev. \*H



### **General Description**

### Configurable PLLs

The CY25403/CY25423/CY25483 have three programmable PLLs that can be used to generate output frequencies ranging from 3 to 166 MHz. The advantage of having three PLLs is that a single device generates up to three independent frequencies from a single crystal.

#### **Input Reference Clocks**

The input reference clock can be either a crystal or a clock signal, for CY25403 and CY25423 while just a clock signal for CY25483. The input frequency range for crystal (XIN) is 8 MHz to 48 MHz and that for external reference clock (EXCLKIN) is 8 MHz to 166 MHz. The voltage range of the reference clock input for CY25483 is 2.5 V/3.0 V/3.3 V while that for CY25403 and CY25423 is 1.8 V. This gives user an option for this device to be compatible for different input clock voltage levels in the system.

#### **V<sub>DD</sub> Power Supply Options**

These devices have programmable power supply options. The CY25403/CY25483 is a high voltage part that can be programmed to operate at any voltage 2.5 V, 3.0 V, or 3.3 V while CY25423 is a low voltage part that can operate at 1.8 V.

These devices have programmable input sources for each of its clock outputs. There are four available clock sources and these clock sources are: XIN/EXCLKIN, PLL1, PLL2, and PLL3. Output clock source selection is done by using four out of four crossbar switch. Thus, any one of these four available clock sources can be arbitrarily selected for the clock outputs. This gives user a flexibility to have up to three independent clock outputs.

#### Spread Spectrum Control

Two of the three PLLs (PLL2 and PLL3) have spread spectrum capability for EMI reduction in the system. The device uses a Cypress proprietary PLL and spread spectrum clock (SSC) technology to synthesize and modulate the frequency of the PLL. The spread spectrum feature can be turned on or off using a multifunction control pin (CLK3/SSON). It can be programmed to either center spread range from ±0.125% to ±2.50% or down spread range from -0.25% to -5.0% with Lexmark or Linear profile.

#### **Frequency Select**

Each PLL can be programmed for up to four different frequencies. There are two multifunction programmable pins, CLK2/FS0 and PD#/OE/FS1 which if programmed as frequency select inputs, can be used to select among these arbitrarily programmed frequency settings. Each output has programmable output divider options.

#### **Glitch-Free Frequency Switch**

When the frequency select pin, FS(1:0) is used to switch frequency, the outputs are glitch-free provided frequency is switched using output dividers. This feature enables uninterrupted system operation while clock frequency is being switched.

#### PD#/OE Mode

Multifunction pin PD#/OE/FS1 (Pin 5) can be programmed to operate as either frequency select (FS1), power-down (PD#) or output enable (OE) mode. PD# is a low-true input. If activated it shuts off the entire chip, resulting in minimum power consumption for the device. Setting this signal high brings the device in the operational mode with default register settings.

When this pin is programmed as output enable (OE), clock outputs can be enabled or disabled using OE (pin 5). Individual clock outputs can be programmed to be sensitive to this OE pin.

#### **Output Drive Strength**

The DC drive strength of the individual clock output can be programmed for different values. Table 2 shows the typical rise and fall times for different drive strength settings.

Table 2. Output Drive Strength

Output Drive Strength	Rise/Fall Time (ns) (Typical Value)
Low	6.8
Mid Low	3.4
Mid High	2.0
High	1.0

### **Generic Configuration and Custom Frequency**

There is a generic set of output frequencies available from the factory that can be used for the device evaluation purposes. The device, CY25403/CY25423/CY25483 can be custom programmed to any desired frequencies and listed features. For customer specific programming, please contact local Cypress Field Application Engineer (FAE) or sales representative.



### **Absolute Maximum Conditions**

Parameter	Description	Condition	Min	Max	Unit
$V_{DD}$	Supply voltage for CY25403/CY25483	-	-0.5	4.5	V
	Supply voltage for CY25423	-	-0.5	2.6	
V <sub>IN</sub>	Input voltage for CY25403/CY25423/CY25483	Relative to V <sub>SS</sub>	-0.5	V <sub>DD</sub> +0.5	V
T <sub>S</sub>	Temperature, Storage	Non Functional	-65	+150	°C
ESD <sub>HBM</sub>	ESD protection (human body model)	JEDEC EIA/JESD22-A114-E	2000		Volts
UL-94	Flammability rating	V-0 at 1/8 in.	_	10	ppm
MSL	Moisture sensitivity level	SOIC package	-3	•	_

# **Recommended Operating Conditions**

Parameter	Description	Min	Тур	Max	Unit
$V_{DD}$	V <sub>DD</sub> operating voltage for CY25403/CY25483	2.25	-	3.60	V
	V <sub>DD</sub> operating voltage for CY25423	1.65	1.8	1.95	1
T <sub>AC</sub>	Commercial ambient temperature	0	_	+70	°C
T <sub>AI</sub>	Industrial ambient temperature	-40		+85	°C
C <sub>LOAD</sub>	Maximum load capacitance	_	_	15	pF
t <sub>PU</sub>	Power-up time for all $V_{\mbox{\scriptsize DD}}$ to reach minimum specified voltage (power ramps must be monotonic)	0.05	_	500	ms



### **DC Electrical Specifications**

Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2 mA, drive strength = [00]	_	_	0.4	V
		I <sub>OL</sub> = 3 mA, drive strength = [01]				
		I <sub>OL</sub> = 7 mA, drive strength = [10]				
		I <sub>OL</sub> = 12 mA, drive strength = [11]				
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -2 mA, drive strength = [00]	V <sub>DD</sub> -	_	-	V
		I <sub>OH</sub> = -3 mA, drive strength = [01]	0.4			
		I <sub>OH</sub> = -7 mA, drive strength = [10]				
		$I_{OH} = -12 \text{ mA}$ , drive strength = [11]				
V <sub>IL1</sub>	Input low voltage of PD#/OE, FS0, FS1 and SSON		_	_	0.2*V <sub>DD</sub>	V
$V_{IL2}$	Input low voltage of EXCLKIN		_	_	0.18	V
V <sub>IH1</sub>	Input high voltage of PD#/OE, FS0, FS1 and SSON		0.8*V <sub>DD</sub>	_	_	V
V <sub>IH2</sub>	Input high voltage of EXCLKIN for CY25403/CY25483		1.62	_	2.2	V
V <sub>IH3</sub>	Input high voltage of EXCLKIN for CY25423		0.8*V <sub>DD</sub>	_	_	V
I <sub>IL</sub>	Input low current, PD#/OE/FS1	V <sub>IN</sub> = 0 V	_	_	10	μΑ
I <sub>IH</sub>	Input high current, PD#/OE/FS1	$V_{IN} = V_{DD}$	_	_	10	μΑ
I <sub>ILDN</sub>	Input low current, SSON and FS0 pins	V <sub>IN</sub> = 0 V (Internal pull-down resistor = 160k typ.)	_	_	10	μΑ
I <sub>IHDN</sub>	Input high current, SSON and FS0 pins	V <sub>IN</sub> = V <sub>DD</sub> (Internal pull-down resistor = 160k typ.)	14	_	36	μΑ
R <sub>DN</sub>	Pull-down resistor of CLK1, CLK2/FS0 and CLK3/SSON pins	Output clocks in off state by setting PD# = Low	100	160	250	kΩ
I <sub>DD</sub> <sup>[1, 2]</sup>	Supply current for CY25403/CY25423/CY25483	PD# = High, No load	-	22	_	mA
I <sub>DDS</sub> <sup>[1]</sup>	Standby current	PD# = Low	_	3	-	μΑ
C <sub>IN</sub> [1]	Input capacitance	SSON, PD#/OE/FS1 and FS0 pins	_	_	7	pF

Guaranteed by design but not 100% tested.
 Configuration dependent.



## **AC Electrical Specifications**

Parameter	Description	Conditions	Min	Тур	Max	Unit
F <sub>IN</sub> (crystal)	Crystal frequency, XIN	-	8	_	48	MH z
F <sub>IN</sub> (clock)	Input clock frequency (EXCLKIN)	-	8	_	166	MH z
F <sub>CLK</sub>	Output clock frequency	-	3	_	166	MH z
DC	Output duty cycle, all clocks except refout	Duty Cycle is defined in Figure 3 on page 8; $t_1/t_2$ , measured at 50% of $V_{DD}$	45	50	55	%
DC	Ref out duty cycle	Ref In Min 45%, Max 55%	40	_	60	%
T <sub>RF1</sub> <sup>[3]</sup>	Output rise/fall time	Measured from 20% to 80% of V <sub>DD</sub> , as shown in Figure 4 on page 8, CL = 15 pF, drive strength [00]	-	6.8	_	ns
T <sub>RF2</sub> <sup>[3]</sup>	Output rise/fall time	Measured from 20% to 80% of V <sub>DD</sub> , as shown in Figure 4 on page 8, CL = 15 pF, drive strength [01]	-	3.4	_	ns
T <sub>RF3</sub> <sup>[3]</sup>	Output rise/fall time	Measured from 20% to 80% of V <sub>DD</sub> , as shown in Figure 4 on page 8, CL = 15 pF, drive strength [10]	_	2.0	_	ns
T <sub>RF4</sub> <sup>[3]</sup>	Output rise/fall time	Measured from 20% to 80% of V <sub>DD</sub> , as shown in Figure 4 on page 8, CL = 15 pF, drive strength [11]	_	1.0	_	ns
T <sub>CCJ</sub> <sup>[3, 4]</sup>	Cycle-to-cycle jitter (peak)	Configuration dependent. See Table Configuration Example for C-C Jitter	-	100	_	ps
T <sub>LOCK</sub> [3]	PLL lock time	Measured from 90% of the applied power supply level	-	1	3	ms

### **Configuration Example for C-C Jitter**

Ref. Frequency	CLK1	Output	CLK2	Output	CLK3	Output
(MHz)	Freq. (MHz)	C-C Jitter Typ (ps)	Freq. (MHz)	C-C Jitter Typ (ps)	Freq. (MHz)	C-C Jitter Typ (ps)
14.3181	8.0	134	166	103	48	92
19.2	74.25	99	166	94	8	91
27	48	67	27	109	166	103
48	48	93	27	123	166	137

### **Recommended Crystal Specification for SMD Package**

Parameter	Description	Range 1	Range 2	Range 3	Unit
Fmin	Minimum frequency	8	14	28	MHz
Fmax	Maximum frequency	14	28	48	MHz
R1	Motional resistance (ESR)	135	50	30	Ω
C0	Shunt capacitance	4	4	2	pF
CL	Parallel load capacitance	18	14	12	pF
DL(max)	Maximum crystal drive level	300	300	300	μW

- 3. Guaranteed by design but not 100% tested.4. Configuration dependent.




### **Recommended Crystal Specification for Thru-Hole Package**

Parameter	Description	Range 1	Range 2	Range 3	Unit
Fmin	Minimum frequency	8	14	24	MHz
Fmax	Maximum frequency	14	24	32	MHz
R1	Motional resistance (ESR)	90	50	30	Ω
C0	Shunt capacitance	7	7	7	pF
CL	Parallel load capacitance	18	12	12	pF
DL(max)	Maximum crystal drive level	1000	1000	1000	μW

### **Test and Measurement Setup**

Figure 2. Test and Measurement Setup



### **Voltage and Timing Definitions**

Figure 3. Duty Cycle Definition





Figure 4. Rise Time =  $T_{RF}$ , Fall Time =  $T_{RF}$ 





### **Ordering Information**

Part Number	Туре	Package	Supply Voltage	Production Flow
Pb-free	<u>.</u>	•		
CY25403SXC	Field Programmable	8-pin SOIC	2.5 V, 3.0 V, or 3.3 V	Commercial, 0 °C to 70 °C
CY25403SXCT	Field Programmable	8-pin SOIC -Tape and Reel	2.5 V, 3.0 V, or 3.3 V	Commercial, 0 °C to 70 °C
CY25423SXC	Field Programmable	8-pin SOIC	1.8 V	Commercial, 0 °C to 70 °C
CY25423SXCT	Field Programmable	8-pin SOIC -Tape and Reel	1.8 V	Commercial, 0 °C to 70 °C
CY25483SXC	Field Programmable	8-pin SOIC	2.5 V, 3.0 V, or 3.3 V	Commercial, 0 °C to 70 °C
CY25483SXCT	Field Programmable	8-pin SOIC -Tape and Reel	2.5 V, 3.0 V, or 3.3 V	Commercial, 0 °C to 70 °C
CY25403SXI	Field Programmable	8-pin SOIC	2.5 V, 3.0 V, or 3.3 V	Industrial, -40 °C to +85 °C
CY25403SXIT	Field Programmable	8-pin SOIC -Tape and Reel	2.5 V, 3.0 V, or 3.3 V	Industrial, -40 °C to +85 °C
CY25423SXI	Field Programmable	8-pin SOIC	1.8 V	Industrial, -40 °C to +85 °C
CY25423SXIT	Field Programmable	8-pin SOIC -Tape and Reel	1.8 V	Industrial, -40 °C to +85 °C
CY25483SXI	Field Programmable	8-pin SOIC	2.5 V, 3.0 V, or 3.3 V	Industrial, -40 °C to +85 °C
CY25483SXIT	Field Programmable	8-pin SOIC -Tape and Reel	2.5 V, 3.0 V, or 3.3 V	Industrial, -40 °C to +85 °C
Programmer	•			
CY3675-CLKMAKER	R1	Programming Kit		
CY3675-SOIC8A		Socket Adapter Board, for pr CY25423, CY25482, and CY		CY25403, CY25422,

Some product offerings are factory programmed customer specific devices with customized part numbers. The Possible Configurations table shows the available device types, but not complete part numbers. Contact your local Cypress FAE of Sales Representative for more information

### **Possible Configurations**

Part Number <sup>[5]</sup>	Туре	V <sub>DD</sub> (V)	Production Flow
Pb-free			
CY25403/CY25423/CY254 83SXC-xxx	8-pin SOIC	Supply Voltage: 2.5 V, 3.0 V, or 3.3 V	Commercial, 0 °C to 70 °C
CY25403/CY25423/CY254 83SXC-xxxT	8-pin SOIC -Tape and Reel	Supply Voltage: 2.5 V, 3.0 V, or 3.3 V	Commercial, 0 °C to 70 °C
CY25403/CY25423/CY254 83SXI-xxx	8-pin SOIC	Supply Voltage: 2.5 V, 3.0 V, or 3.3 V	Industrial, -40 °C to +85 °C
CY25403/CY25423/CY254 83SXI-xxxT	8-pin SOIC -Tape and Reel	Supply Voltage: 2.5 V, 3.0 V, or 3.3 V	Industrial, -40 °C to +85 °C


#### Notes

Document Number: 001-12564 Rev. \*H Page 9 of 13

<sup>5.</sup> xxx indicates factory programmed parts based on customer specific configuration. For more details, contact your local Cypress FAE or Sales Representative.



### **Ordering Code Definitions**





### **Package Drawing and Dimensions**

Figure 5. 8-Pin SOIC (150 Mils) S0815/SZ815/SW815 Package Outline, 51-85066

- 1. DIMENSIONS IN INCHES[MM]  $\frac{\text{MIN.}}{\text{MAX.}}$
- PIN 1 ID IS OPTIONAL,
   ROUND ON SINGLE LEADFRAME
   RECTANGULAR ON MATRIX LEADFRAME
- 3. REFERENCE JEDEC MS-012
- 4. PACKAGE WEIGHT 0.07gms

PART#		
S08.15	STANDARD PKG	
SZ08.15	LEAD FREE PKG	
SW8.15	LEAD FREE PKG	





51-85066 \*F



### **Acronyms**

Acronym	Description	
DL	drive level	
DNU	do not use	
DUT	device under test	
EIA	Electronic Industries Alliance	
EMI	electromagnetic interference	
ESD	electrostatic discharge	
FAE	field application engineer	
FS	frequency select	
JEDEC	joint electron devices engineering council	
LVCMOS	low voltage complementary metal oxide semiconductor	
OE	output enable	
OSC	oscillator	
PD	power-down	
PLL	phase-locked loop	
PPM	parts per million	
SS	spread spectrum	
SSC	spread spectrum clock	
SSON	spread spectrum on	

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure	
°C	degree Celsius	
mA	milliamperes	
MHz	megahertz	
ms	milliseconds	
ns	nanoseconds	
pF	picofarad	
ps	picoseconds	
V	volts	
μΑ	microamperes	



## **Document History Page**

_	=01111		Orig. of	B 1 (1 (2)
Rev.	ECN No.	Issue Date	Change	Description of Change
**	690296	See ECN	RGL	New data sheet
*A	815788	See ECN	RGL	Minor Change: To post on web
*B	1428744	See ECN	RGL / AESA	Changed data sheet format to match generic part, CY2544/46 Added new device and specification for high ref. input voltage part, CY25423 Removed Preliminary from Title page Replaced CLK2 with REFOUT
*C	2748211	08/10/09	TSAI	Posting to external web.
*D	2899300	03/25/10	CXQ	Updated Ordering Information. Added note regarding Possible Configurations in Ordering Information section. Added Possible Configurations table for "xxx" parts. Updated Package Drawing and Dimensions
*E	2898568	06/02/10	CXQ	Updated Ordering Information and template.
*F	3319132	07/18/11	BASH	Updated Package Drawing and Dimensions Added Units of Measure Updated to latest template
*G	4468493	08/12/2014	TAVA	Updated Features. Updated Device Selector Guide. Updated Pin Definitions: Updated Table 1: Updated description of pin 1 and pin 2. Updated General Description: Updated Input Reference Clocks: Updated description. Updated VDD Power Supply Options: Updated description. Updated Absolute Maximum Conditions: Updated details of V <sub>DD</sub> parameter. Updated Recommended Operating Conditions: Updated details of V <sub>DD</sub> parameter. Updated DC Electrical Specifications: Updated details of V <sub>IH2</sub> parameter. Added V <sub>IH3</sub> parameter and its details. Updated Package Drawing and Dimensions: spec 51-85066 – Changed revision from *E to *F. Updated in new template. Completing Sunset Review.
*H	4586478	12/03/2014	TAVA	Added related documentation hyperlink in page 1.



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2007-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.