

1:2 LVPECL Fanout Buffer

Features


- One differential (LVPECL, LVDS, HCSL, or CML) input pair distributed to two LVPECL output pairs
- Translates any single-ended input signal to 3.3 V LVPECL levels with resistor bias on INx# input
- 20-ps maximum output-to-output skew
- 480-ps maximum propagation delay
- 0.15-ps maximum additive RMS phase jitter at 156.25 MHz (12-kHz to 20-MHz offset)
- Up to 1.5-GHz operation
- 8-pin SOIC or 8-pin TSSOP package
- 2.5-V or 3.3-V operating voltage [1]
- Commercial and industrial operating temperature range

Functional Description

CY2DP1502 is an ultra-low noise, low-skew, low-propagation delay 1:2 LVPECL fanout buffer targeted to meet the requirements of high-speed clock distribution applications. The device has a fully differential internal architecture that is optimized to achieve low additive jitter and low skew at operating frequencies of up to 1.5 GHz.

For a complete list of related documentation, click here.

Logic Block Diagram



^{1.} Input AC-coupling capacitors are required for voltage-translation applications.



Contents


Pinouts	3
Pin Definitions	3
Absolute Maximum Ratings	4
Operating Conditions	4
DC Electrical Specifications	5
Thermal Resistance	
AC Electrical Specifications	6
Switching Waveforms	8
Application Information	10
Ordering Information	
Ordering Code Definitions	

Package Diagrams	12
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	17
Worldwide Sales and Design Support	17
Products	17
PSoC®Solutions	17
Cypress Developer Community	17
Technical Support	17



Pinouts

Figure 1. 8-pin SOIC and 8-pin TSSOP pinout



Pin Definitions

Pin Number	Pin Name	Pin Type	Description
1, 3	Q(0:1)	Output	LVPECL output clocks
2, 4	Q(0:1)#	Output	LVPECL complementary output clocks
5	V _{SS}	Power	Ground
6	IN#	Input	Differential (LVPECL, LVDS, HCSL, or CML) complementary input clock
7	IN	Input	Differential (LVPECL, LVDS, HCSL, or CML) input clock
8	V_{DD}	Power	Power supply



Absolute Maximum Ratings

Parameter	Description	Condition	Min	Max	Unit	
V_{DD}	Supply voltage	Nonfunctional	-0.5	4.6	V	
V _{IN} [2]	Input voltage, relative to V _{SS}	Nonfunctional	-0.5	lesser of 4.0 or V _{DD} + 0.4	V	
V _{OUT} ^[2]	DC output or I/O voltage, relative to V _{SS}	Nonfunctional	-0.5	lesser of 4.0 or V _{DD} + 0.4	V	
T _S	Storage temperature	Nonfunctional	– 55	150	°C	
ESD _{HBM}	Electrostatic discharge (ESD) protection (Human body model)	JEDEC STD 22-A114-B	2000	_	V	
L _U	Latch up			Meets or exceeds JEDEC Spec JESD78E IC Latchup Test		
UL-94	Flammability rating	At 1/8 in		V-0		
MSL	Moisture sensitivity level		3			

Operating Conditions

Parameter	Description	Condition	Min	Max	Unit
V_{DD}	Supply voltage	2.5-V supply	2.375	2.625	V
		3.3-V supply	3.135	3.465	V
T _A	Ambient operating temperature	Commercial	0	70	°C
		Industrial	-40	85	°C
t _{PU}	Power ramp time	Power-up time for V _{DD} to reach minimum specified voltage (power ramp must be monotonic).	0.05	500	ms

Document Number: 001-56308 Rev. *M

Note
2. The voltage on any I/O pin cannot exceed the power pin during power up. Power supply sequencing is NOT required.



DC Electrical Specifications

(V_{DD} = 3.3 V \pm 5% or 2.5 V \pm 5%; T_A = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter	Description	Condition	Min	Max	Unit
I _{DD}	Operating supply current	All LVPECL outputs floating (internal I _{DD})	_	45	mA
V _{IH}	Input high voltage, differential inputs IN and IN#		-	V _{DD} + 0.3	V
V _{IL}	Input low voltage, differential inputs IN and IN#		-0.3	_	V
V _{ID_LVDS} ^[3]	LVDS input differential amplitude	See Figure 2 on page 8	0.4	0.8	V
V _{ID_LVPECL} ^[3]	LVPECL/CML/HCSL input differential amplitude	See Figure 2 on page 8	0.4	1.0	V
V _{ICM}	Input common mode voltage	See Figure 2 on page 8	0.2	V _{DD} – 0.2	V
I _{IH}	Input high current, differential inputs IN and IN#	Input = V _{DD} ^[4]	_	150	μА
I _{IL}	Input low current, differential inputs IN and IN#	Input = V _{SS} ^[4]	-150	-	μА
V _{OH}	LVPECL output high voltage	Terminated with 50 Ω to V_{DD} – 2.0 $^{[5]}$	V _{DD} – 1.20	V _{DD} – 0.70	V
V _{OL}	LVPECL output low voltage	Terminated with 50 Ω to V_{DD} – 2.0 ^[5]	V _{DD} – 2.0	V _{DD} – 1.63	V
C _{IN}	Input capacitance	Measured at 10 MHz; per pin	_	3	pF

Thermal Resistance

Parameter [6]	Description	Test Conditions	8-pin SOIC	8-pin TSSOP	Unit
] 0/1	,	Test conditions follow standard test methods and procedures for measuring		162	°C/W
θ_{JC}	I I normal registance	thermal impedance, in accordance with EIA/JESD51.	44	29	°C/W

- V_{ID} minimum of 400 mV is required to meet all output AC Electrical Specifications. The device is functional with V_{ID} minimum of greater than 200 mV.
 Positive current flows into the input pin, negative current flows out of the input pin.
 Refer to Figure 3 on page 8.
 These parameters are guaranteed by design and are not tested.

Document Number: 001-56308 Rev. *M



AC Electrical Specifications

(V_{DD} = 3.3 V \pm 5% or 2.5 V \pm 5%; T_A = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter	Description	Condition	Min	Тур	Max	Unit
F _{IN}	Input frequency	Differential Input	DC	_	1.5	GHz
		Single-ended CMOS Input [7]	DC	_	250	MHz
F _{OUT}	Output frequency	F _{OUT} = F _{IN,} Differential Input	DC	-	1.5	GHz
		F _{OUT} = F _{IN} , Single-ended CMOS Input ^[7]	DC	_	250	MHz
V_{PP}	LVPECL differential output	Fout = DC to 150 MHz	600	_	_	mV
	voltage peak to peak, single-ended. terminated with 50 Ω to V _{DD} – 2.0 ^[8]	Fout = >150 MHz to 1.5 GHz	400	_	_	mV
t _{PD} ^[9]	Propagation delay differential input pair to differential output pair	Input rise/fall time < 1.5 ns (20% to 80%)	-	_	480	ps
t _{ODC} ^[10]	Output duty cycle	50% duty cycle at input, Frequency range up to 1 GHz, Differential input	48	_	52	%
		50% duty cycle at input, Frequency range up to 250MHz, Single-ended CMOS input ^[7]	45	_	55	%
t _{SK1} ^[11]	Output-to-output skew	Any output to any output, with same load conditions at DUT	-	_	20	ps
t _{SK1 D} [11]	Device-to-device output skew	Any output to any output between two or more devices. Devices must have the same input and have the same output load.	-	_	150	ps
PN _{ADD}	Additive RMS phase noise, 156.25-MHz input,	Offset = 1 kHz	-	_	-120	dBc/ Hz
	Rise/fall time < 150 ps (20% to 80%), V _{ID} > 400 mV or	Offset = 10 kHz	_	_	-130	dBc/ Hz
	Input Swing = 3.0 V [7]	Offset = 100 kHz	_	_	-135	dBc/ Hz
		Offset = 1 MHz	-	_	-145	dBc/ Hz
		Offset = 10 MHz	-	_	-153	dBc/ Hz
		Offset = 20 MHz	-	_	-155	dBc/ Hz

Refer to Application Information on page 10.
 Refer to Figure 3 on page 8.
 Refer to Figure 4 on page 8.

^{10.} Refer to Figure 5 on page 8. 11. Refer to Figure 6 on page 9.



AC Electrical Specifications (continued)

(V_{DD} = 3.3 V \pm 5% or 2.5 V \pm 5%; T_A = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter	Description	Condition	Min	Тур	Max	Unit
t _{JIT} [12]	Additive RMS phase jitter (Random)	156.25 MHz, 12 kHz to 20 MHz offset; input rise/fall time < 150 ps (20% to 80%), V _{ID} > 400 mV	-	-	0.15	ps
		156.25 MHz Sinewave, 12 kHz to 20 MHz offset, input rise/fall time < 150 ps (20% to 80%), Input Swing = 3.0 V [13]	-	-	0.15	ps
t _R , t _F ^[14]	Output rise/fall time	50% duty cycle at input, 20% to 80% of full swing (V _{OL} to V _{OH}) Input rise/fall time < 1.5 ns (20% to 80%)	-	_	250	ps

^{12.} Refer to Figure 7 on page 9.
13. Refer to Application Information on page 10.
14. Refer to Figure 8 on page 9.



Switching Waveforms

Figure 2. Input Differential and Common Mode Voltages



Figure 3. Output Differential Voltage




Figure 4. Input to Any Output Pair Propagation Delay





Figure 5. Output Duty Cycle





Switching Waveforms (continued)

Figure 6. Output-to-Output and Device-to-Device Skew




Figure 7. RMS Phase Jitter





Figure 8. Output Rise/Fall Time





Application Information

CY2DP1502 can be used with a single ended CMOS input by biasing the Complementary Input Clock (INx#). "True" input pins (INx) of differential input pair can be fed with a single ended CMOS input signal. The "complementary" input pin (INx#) of the same differential input pair can be biased with Vref.

Figure 9 shows the schematic which can be used to give single ended CMOS input to the CY2DP1502.

The reference voltage Vref = VDD/2 is generated by the bias resistors R1, R2 and capacitor C0. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the Vref in the center of the input voltage swing. For example, if the input clock swing is 2.5 V and VDD = 3.3 V, Vref should be 1.25 V and R2/R1 = 0.609.





Figure 9. Application Example



Ordering Information

Part Number	Туре	Production Flow
Pb-free		
CY2DP1502SXI	8-pin SOIC	Industrial, –40 °C to 85 °C
CY2DP1502SXIT	8-pin SOIC – Tape and Reel	Industrial, –40 °C to 85 °C
CY2DP1502ZXI	8-pin TSSOP	Industrial, –40 °C to 85 °C
CY2DP1502ZXIT	8-pin TSSOP – Tape and Reel	Industrial, -40 °C to 85 °C

Ordering Code Definitions






Package Diagrams


Figure 10. 8-pin SOIC (150 Mils) S08.15/SZ08.15 Package Outline, 51-85066

Lead (150 Mil) SOIC - S08



- 1. DIMENSIONS IN INCHES[MM] MIN. MAX.
- PIN 1 ID IS OPTIONAL,
 ROUND ON SINGLE LEADFRAME
 RECTANGULAR ON MATRIX LEADFRAME
- 3. REFERENCE JEDEC MS-012
- 4. PACKAGE WEIGHT 0.07gms


	PART#
S08.15	STANDARD PKG
SZ08.15	LEAD FREE PKG
SW8.15	LEAD FREE PKG





Package Diagrams (continued)


Figure 11. 8-pin TSSOP 4.40 mm Body Z08.173/ZZ08.173 Package Outline, 51-85093



SEATING PLANE

DIMENSIONS IN MM[INCHES] MIN. MAX. REFERENCE JEDEC MD-153

	PART #	
Z08,173	STANDARD	PKG.



51-85093 *E



Acronyms

Acronym	Description				
ESD	electrostatic discharge				
HBM	Human Body Model				
HCSL	high-speed current steering logic				
JEDEC	Joint Electron Devices Engineering Council				
LVDS	low-voltage differential signal				
LVCMOS	low-voltage complementary metal oxide semiconductor				
LVPECL	low-voltage positive emitter-coupled logic				
LVTTL	low-voltage transistor-transistor logic				
RMS	root mean square				
TSSOP	thin shrunk small outline package				

Document Conventions

Units of Measure

Symbol	Unit of Measure				
°C	degree Celsius				
dBc	decibels relative to the carrier				
GHz	gigahertz				
Hz	hertz				
kΩ	kilohm				
MHz	megahertz				
μΑ	microampere				
μF	microfarad				
μs	microsecond				
mA	milliampere				
ms	millisecond				
mV	millivolt				
ns	nanosecond				
Ω	ohm				
pF	picofarad				
ps	picosecond				
V	volt				
W	watt				



Document History Page

Document Title: CY2DP1502, 1:2 LVPECL Fanout Buffer Document Number: 001-56308							
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
**	2782891	CXQ	10/09/09	New data sheet.			
*A	2838916	CXQ	01/05/2010	Changed status from "ADVANCE" to "PRELIMINARY". Changed from 0.34 ps to 0.25 ps maximum additive jitter in "Features" on page 1 and in t_{JIT} in the AC Electrical Specs table on page 4. Added t_{PU} spec to the Operating Conditions table on page 2. Change V_{OH} in the DC Electrical Specs table on page 3: minimum from V_{DD} - 1.15V to V_{DD} - 1.20V; maximum from V_{DD} - 0.75V to V_{DD} - 0.70V. Removed V_{OD} spec from the DC Electrical Specs table on page 3. Added R_P spec in the DC Electrical Specs table on page 3. Min = 60 k Ω , Max = 140 k Ω . Added a measurement definition for C_{IN} in the DC Electrical Specs table on page 3. Added V_{PP} spec to the AC Electrical Specs table on page 4. V_{PP} min = 600 mV for DC - 150 MHz and min = 400 mV for 150 MHz to 1.5 GHz. Changed letter case and some names of all the timing parameters in the AC Electrical Specs table on page 4 to be consistent with EROS. Lowered all additive phase noise mask specs by 3 dB in the AC Electrical Specs table on page 4. Added condition to t_R and t_F specs in the AC Electrical specs table on page 4 that input rise/fall time must be less than 1.5 ns (20% to 80%). Changed letter case and some names of all the timing parameters in Figures 3, 4, 5, 6 and 8, to be consistent with EROS.			
*B	3011766	CXQ	08/20/2010	Changed from 0.25 ps to 0.11 ps maximum additive jitter in "Features" on page 1 and in t_{JIT} in the AC Electrical Specs table. Added note 3 to describe l_{IH} and l_{IL} specs. Removed reference to data distribution from "Functional Description". Changed R_P for differential inputs from 100 $k\Omega$ to 150 $k\Omega$ in the Logic Block Diagram and from 60 $k\Omega$ min / 140 $k\Omega$ max to 90 $k\Omega$ min / 210 $k\Omega$ max in the DC Electrical Specs table. Added max V_{ID} of 1.0V in DC Electrical Specs table. Updated phase noise specs for 1 k/10 k/100 k/1 M/10 M/20 MHz offset to -120/-130/-135/-150/-150/-150dBc/Hz, respectively, in the AC Electrical Specs table. Added "Frequency range up to 1 GHz" condition to t_{ODC} spec. Updated package diagrams. Added Acronyms and Ordering Code Definition.			
*C	3017258	CXQ	08/27/2010	Corrected Output Rise/Fall time diagram.			
*D	3100234	CXQ	11/18/2010	Updated Phase jitter to 0.15ps max from 0.11ps max. Changed V _{IN} and V _{OUT} specs from 4.0V to "lesser of 4.0 or V _{DD} + 0.4" Removed 200mA min LU spec, replaced with "Meets or exceeds JEDEC Spec JESD78B IC Latchup Test" Removed R _P spec for differential input clock pins IN _X and IN _X #. Changed C _{IN} condition to "Measured at 10 MHz". Changed PN _{ADD} specs for 1MHz, 10MHz, and 20MHz offsets.			
*E	3137726	CXQ	01/13/2011	Removed "Preliminary" status heading. Removed resistors on IN/IN# from Logic Block Diagram.			
*F	3137726	CXQ	01/13/2011	Rev'ed and posted			
	3234654	VED	04/19/2011	Minor change, no content change.			



Document History Page (continued)

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*H	3308039	CXQ	07/11/2011	Updated supported differential input clock types to include LVPECL/LVDS/CML in Features, Pin Definitions, and DC specs table sections Broke out V _{ID} spec into V _{ID_LVDS} and V _{ID_LVPECL} specs. Updated 8-pin SOIC package spec.
*	3395868	PURU	10/05/11	Updated supported differential input clock types to include HCSL in Features Pinouts, and DC Electrical Specifications table. Changed Min value of $V_{\rm ICM}$.
*J	3799048	PURU	12/05/2012	Updated Features: Added "Translates any single-ended input signal to 3.3 V LVPECL levels wit resistor bias on INx# input". Updated AC Electrical Specifications: Added Note 7 and Note 13. Added F _{IN} parameter values for "Single Ended CMOS Input" condition (Minimum value = DC, Maximum value = 250 MHz). Added F _{OUT} parameter values for "Single Ended CMOS Input" condition (Minimum value = DC, Maximum value = 250 MHz). Updated t _{PD} parameter (Changed description from "Propagation delay input pair to output pair" to "Propagation delay differential input pair to differential output pair"). Added t _{ODC} parameter values for "Single Ended CMOS Input" condition (Minimum value = 45%, Maximum value = 55%). Updated Description of PN _{ADD} parameter (Replaced "Additive RMS phase noise, 156.25-MHz input, Rise/fall time < 150 ps (20% to 80%), V _{ID} > 400 mV with "Additive RMS phase noise, 156.25-MHz input, Rise/fall time < 150 ps (20% to 80%), V _{ID} > 400 mV or Input Swing = 3.0 V ^[7] "). Added t _{JIT} parameter values for the Condition "156.25 MHz Sinewave, 12 kHz to 20 MHz offset, input rise/fall time < 150 ps (20% to 80%), Input Swing = 3.0 V ^[13] " (Maximum value = 0.15 ps). Added Application Information. Updated Package Diagrams: spec 51-85093 – Changed revision from *C to *D. Updated to new template.
*K	3882598	PURU	01/24/2013	No technical updates. Completing Sunset Review.
*L	4587249	PURU	12/04/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Ordering Information: Removed the following prune part numbers CY2DP1502SXCCCY2DP1502SXCT, CY2DP1502ZXCT, and CY2DP1502ZXCT. Updated Package Diagrams: spec 51-85066 – Changed revision from *E to *F. spec 51-85093 – Changed revision from *D to *E.
*M	5272915	PSR	05/16/2016	Added Thermal Resistance. Updated Package Diagrams: spec 51-85066 – Changed revision from *F to *H. Updated to new template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc cypress.com/memory Memory **PSoC** cypress.com/psoc **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2009-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-56308 Rev. *M Revised May 16, 2016 Page 17 of 17

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cypress Semiconductor: