

CY62147G/CY621472G

MoBL® Automotive

4-Mbit (256K words × 16 bit) Static RAM with Error-Correcting Code (ECC)

Features

■ High speed: 45 ns/55 ns

■ Temperature Ranges

☐ Automotive-A: -40 °C to +85 °C ☐ Automotive-E: -40 °C to +125 °C

■ Ultra-low standby power

Typical standby current: 3.5 μA

■ Embedded ECC for single-bit error correction^[1]

■ Wide voltage range: 2.2 V to 3.6 V

■ 1.0-V data retention

■ TTL-compatible inputs and outputs

■ Pb-free 48-ball VFBGA and 44-pin TSOP II packages

Functional Description

CY62147G/CY621472G is high-performance CMOS low-power (MoBL) SRAM devices with embedded ECC. Both devices are offered in single and dual chip enable options and in multiple pin configurations.

Devices with a single chip enable input are accessed by asserting the chip enable (\overline{CE}) input LOW. Dual chip enable devices are accessed by asserting both chip enable inputs – \overline{CE}_1 as low and CE₂ as HIGH.

Data writes are performed by asserting the Write Enable ($\overline{\text{WE}}$) input LOW, while providing the data on I/O₀ through I/O₁₅ and address on A₀ through A₁₇ pins. The Byte High Enable (BHE) and Byte Low Enable ($\overline{\text{BLE}}$) inputs control write operations to the upper and lower bytes of the specified memory location. $\overline{\text{BHE}}$ controls I/O₈ through I/O₁₅ and $\overline{\text{BLE}}$ controls I/O₀ through I/O₇.

Data reads are performed by asserting the Output Enable (\overline{OE}) input and providing the required address on the address lines. Read data is accessible on the I/O lines (I/O₀ through I/O₁₅). Byte accesses can be performed by asserting the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O₀ through I/O₁₅) are placed in a HI-Z state when the device is deselected (\overline{CE} HIGH for a single chip enable device and \overline{CE}_1 HIGH/CE₂ LOW for a dual chip enable device), or control signals are deasserted (\overline{OE} , \overline{BLE} , \overline{BHE}).

The device also has a unique Byte Power down feature, where, if both the Byte Enables (BHE and BLE) are disabled, the devices seamlessly switch to standby mode irrespective of the state of the chip enables, thereby saving power.

The logic block diagrams are on page 2.


Note

Revised December 1, 2015


This device does not support automatic write-back on error detection.



Logic Block Diagram - CY62147G



Logic Block Diagram - CY621472G



CY62147G/CY621472G





Contents

Pin Configuration – CY62147G	4
Pin Configuration – CY621472G	5
Product Portfolio	5
Maximum Ratings	6
Operating Range	
DC Electrical Characteristics	6
Capacitance	8
Thermal Resistance	
AC Test Loads and Waveforms	8
Data Retention Characteristics	9
Data Retention Waveform	9
AC Switching Characteristics	10
Switching Waveforms	
Truth Table - CY62147G/CY621472G	

Ordering information	
Ordering Code Definitions	16
Package Diagrams	17
Acronyms	18
Document Conventions	18
Units of Measure	18
Document History Page	19
Sales, Solutions, and Legal Information	20
Worldwide Sales and Design Support	20
Products	20
PSoC® Solutions	20
Cypress Developer Community	20
Technical Support	20



Pin Configuration - CY62147G

Figure 1. 48-ball VFBGA pinout (Single Chip Enable without ERR) – CY62147G [2]




Figure 2. 44-pin TSOP II pinout (Single Chip Enable without ERR) – CY62147G [2]

	-		$\overline{}$		
A4 ■	1		44	_	A5
A3 ■	2		43		A6
A2=	3		42	-	A7
A1 =	4		41	-	/OE
A0 =	5		40	-	/BHE
/CE1=	6		39	-	/BLE
I/O0 =	7		38	-	I/O15
I/O1 =	8		37	-	I/O14
I/O2=	9		36	-	I/O13
I/O3=	10		35	-	I/O12
VCC=	11		34	-	VSS
VSS =	12	44-TSOP-II	33	-	VCC
I/O4=	13	1001 II	32	-	I/O11
I/O5=	14		31	-	I/O10
I/O6 =	15		30	-	I/O9
I/O7 =	16		29	-	I/O8
/WE =	17		28	-	NC
A17 =	18		27	-	A8
A16 ⊏	19		26	-	A9
A15 =	20		25	-	A10
A14 =	21		24	-	A11
A13 =	22		23	-	A12


Note

NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.



Pin Configuration - CY621472G

Figure 3. 44-pin TSOP II pinout (Dual Chip Enable without ERR) - CY621472G



Product Portfolio

	Features and					Power Di	ssipation	sipation		
	Options	_		Operating I		I _{CC} , (mA)	Standby	I (uA)		
Product	(see the Pin Configurations section)	Range	V _{CC} Range (V)	Speed (ns)	f = f _{max}		Standby, I _{SB2} (µA)			
					Typ ^[3]	Max	Typ ^[3]	Max		
CY62147G30/	Single or dual	Automotive-A	2.2 V-3.6 V	45	15	20	3.5	8.7		
CY621472G30	Chip Enables	Automotive-E		55	15	24	_	35		

Note

Document Number: 001-95424 Rev. *B Page 5 of 20

^{3.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for a V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.





Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature-65 °C to + 150 °C Ambient temperature with power applied –55 °C to + 125 °C Supply voltage to ground potential ^[4]–0.3 V to V_{CC} + 0.3 V

DC voltage applied to outputs in HI-Z state $^{[4]}$-0.3 V to V $_{\rm CC}$ + 0.3 V

DC input voltage [4]	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Output current into outputs (in low state	e)20 mA
Static discharge voltage	
(MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>140 mA

Operating Range

Grade	Ambient Temperature	V _{CC}
Automotive-A	–40 °C to +85 °C	2.2 V to 3.6 V
Automotive-E	–40 °C to +125 °C	

DC Electrical Characteristics

Over the operating range

Parameter	Des	a vinti a n	Test Condi	llana	45 ns	(Auto	omotive-A)	55 ns	(Auto	motive-E)	Unit
Parameter	Desi	cription	rest Condi	110115	Min	Тур	Max	Min	Тур	Max	Oill
V _{OH}	Output	2.2 V to 2.7 V	V _{CC} = Min, I _{OH} = -	-0.1 mA	2	_	_	2	-	-	V
	HIGH voltage	2.7 V to 3.6 V	V _{CC} = Min, I _{OH} = -	-1.0 mA	2.2	_	_	2.2	_	_	
V _{OL}	Output	2.2 V to 2.7 V	$V_{CC} = Min, I_{OL} = 0$).1 mA	_	_	0.4	-	_	0.4	V
	LOW voltage	2.7 V to 3.6 V	V_{CC} = Min, I_{OL} = 2	2.1 mA	_	_	0.4	-	-	0.4	
V _{IH}		2.2 V to 2.7 V	_		2	_	$V_{CC} + 0.3^{[4]}$	2	-	$V_{CC} + 0.3^{[4]}$	V
	voltage	2.7 V to 3.6 V	_		2	_	$V_{CC} + 0.3^{[4]}$	2	-	$V_{CC} + 0.3^{[4]}$	
V_{IL}		2.2 V to 2.7 V	_		$-0.3^{[4]}$	_	0.6	$-0.3^{[4]}$	1	0.6	V
	voltage	2.7 V to 3.6 V	_		$-0.3^{[4]}$	_	0.8	$-0.3^{[4]}$	1	0.8	
I _{IX}	Input leaka	ge current	$GND \le V_{IN} \le V_{CC}$		-1	_	+1	-5	ı	+5	μΑ
I _{OZ}	Output leak	age current	GND ≤ V _{OUT} ≤ V _O Output disabled	C,	– 1	_	+1	- 5	-	+5	μА
	V _{CC} operati	ng supply	Max V _{CC} ,	f = f _{MAX}	_	15	20	_	15	24	mA
	current		I _{OUT} = 0 mA, CMOS levels	f = 1 MHz	_	3.5	6	-	3.5	10	

Note 4. $V_{IL(min)}$ = -2.0 V and $V_{IH(max)}$ = V_{CC} + 2 V for pulse durations of less than 2 ns.

Page 7 of 20



DC Electrical Characteristics (continued)

Over the operating range

Doromotor	Description	Toot Conditions	45 ns	(Auto	motive-A)	55 ns	(Auto	motive-E)	Unit
Parameter	Description	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit
I _{SB1} ^[5]	Automatic power down current – CMOS inputs; V _{CC} = 2.2 V to 3.6 V and 4.5 V to 5.5 V	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$ or $\text{CE}_2 \le 0.2 \text{ V}$ or $(\text{BHE and BLE}) \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$, $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$, $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$, $\text{V}_{\text{IN}} \le 0.2 \text{ V}$, $\text{f} = \text{f}_{\text{max}}$ (address and data only), $\text{f} = 0$ ($\overline{\text{OE}}$, and $\overline{\text{WE}}$), Max V_{CC}		3.5	8.7			35	μΑ
I _{SB2} ^[5]	Automatic power down current – CMOS inputs V _{CC} = 2.2 V to 3.6 V and 4.5 V to 5.5 V	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V}$ or $CE_2 \le 0.2 \text{ V}$ or $(BHE \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$ or $V_{IN} \le 0.2 \text{ V},$ $f = 0, \text{ Max } V_{CC}$		3.5	8.7	1	ı	35	μΑ

Document Number: 001-95424 Rev. *B

Note
5. Chip enables $(\overline{CE}_1 \text{ and } CE_2)$ must be tied to CMOS levels to meet the $I_{SB1} / I_{SB2} / I_{CCDR}$ spec. Other inputs can be left floating.



Capacitance


Parameter [6]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [6]	Description	Test Conditions	48-ball VFBGA	44-pin TSOP II	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	31.17	66.82	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		14.90	15.97	°C/W

AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms [7]



Parameters	1.8 V	2.5 V	3.0 V	5.0 V	Unit
R1	13500	16667	1103	1800	Ω
R2	10800	15385	1554	990	Ω
R _{TH}	6000	8000	645	639	Ω
V _{TH}	0.80	1.20	1.75	1.77	V

 ^{6.} Tested initially and after any design or process changes that may affect these parameters.
 7. Full-device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.




Data Retention Characteristics

Over the operating range

Davamatav	Description	Description Conditions		(Automotive-A)			(A	l lm!4	
Parameter	Description	Conditions	Min	Typ ^[8]	Max	Min	Typ ^[8]	Max	Unit
V_{DR}	V _{CC} for data retention		1	_	_	1	_	_	V
I _{CCDR} ^[9, 10]		$Vcc = 1.2 \text{ V}$ $\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or}$ $CE_2 \le 0.2 \text{ V}$	_	_	13	-	_	50	μА
		or (\overline{BHE} and \overline{BLE}) \geq V_{CC} – 0.2 V, $V_{IN} \geq V_{CC}$ – 0.2 V or $V_{IN} \leq$ 0.2 V							
t _{CDR} ^[11]	Chip deselect to data retention time		0	_	_	0	_	1	ns
t _R ^[11, 12]	Operation recovery time		45	-	_	55	-	_	ns

Data Retention Waveform

Figure 5. Data Retention Waveform [13]



- 8. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.
- 9. Chip enables ($\overline{\text{CE}}_1$ and CE_2) must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
- 10. I_{CCDR} is guaranteed only after the device is first powered up to $V_{CC(min)}$ and then brought down to V_{DR} .
- 11. These parameters are guaranteed by design.
- 12. Full-device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100 \ \mu s$ or stable at $V_{CC(min)} \ge 100 \ \mu s$.
- 13. BHE BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



AC Switching Characteristics

5 [14]	Description.	45 ns		55 ns		11.24
Parameter [14]	Description	Min	Max	Min	Max	Unit
Read Cycle	,					
t _{RC}	Read cycle time	45	_	55	_	ns
t _{AA}	Address to data valid	_	45	_	55	ns
t _{OHA}	Data hold from address change	10	_	10	_	ns
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to data valid	_	45	_	55	ns
t _{DOE}	OE LOW to data valid	_	22	_	25	ns
t _{LZOE}	OE LOW to Low impedance ^[15, 16]	5	_	5	-	ns
t _{HZOE}	OE HIGH to HI-Z ^[15, 16, 17]	_	18	_	18	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low impedance ^[15, 16]	10	_	10	_	ns
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to HI-Z ^[15, 16, 17]	_	18	_	18	ns
t _{PU}	CE ₁ LOW and CE ₂ HIGH to power-up ^[16]	0	_	0	-	ns
t _{PD}	CE ₁ HIGH and CE ₂ LOW to power-down ^[16]	_	45	_	55	ns
t _{DBE}	BLE / BHE LOW to data valid	_	45	_	55	ns
t _{LZBE}	BLE / BHE LOW to Low impedance[15, 16]	5	_	5	-	ns
t _{HZBE}	BLE / BHE HIGH to HI-Z ^[15, 16, 17]	_	18	_	18	ns
Write Cycle [18	, 19]	•	•	•	•	•
t _{WC}	Write cycle time	45	_	55	_	ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	35	_	40	-	ns
t _{AW}	Address setup to write end	35	_	40	-	ns
t _{HA}	Address hold from write end	0	_	0	_	ns
t _{SA}	Address setup to write start	0	_	0	-	ns
t _{PWE}	WE pulse width	35	_	40	-	ns
t _{BW}	BLE / BHE LOW to write end	35	_	45	_	ns
t _{SD}	Data setup to write end	25	_	25	_	ns
t _{HD}	Data hold from write end	0	_	0	_	ns
t _{HZWE}	WE LOW to HI-Z ^[15, 16, 17]	_	18	_	20	ns
t _{LZWE}	WE HIGH to Low impedance ^[15, 16]	10	_	10	-	ns

^{14.} Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for $V_{CC} \ge 3$ V) and $V_{CC}/2$ (for $V_{CC} < 3$ V), and input pulse levels of 0 to 3 V (for $V_{CC} \ge 3$ V) and 0 to V_{CC} (for $V_{CC} < 3$ V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless specified otherwise.

^{15.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device.

16. These parameters are guaranteed by design.

17. t_{HZOE}, t_{HZCE}, t_{HZDE}, and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.

^{18.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE, or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that

^{19.} The minimum pulse width in Write Cycle No 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) should be equal to sum of t_{SD} and t_{HZWE} .



Switching Waveforms

Figure 6. Read Cycle No. 1 of CY62147G/CY621472G (Address Transition Controlled) [20, 21]





Figure 7. Read Cycle No. 2 (OE Controlled) [21, 22, 23]




- 20. The device is continuously selected. $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$, \overline{BHE} or \overline{BLE} or both $= V_{IL}$.
- 21. $\overline{\text{WE}}$ is HIGH for Read cycle.
- 22. For all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and CE_2 . When $\overline{\text{CE}}_1$ is LOW and CE_2 is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or CE_2 is LOW, $\overline{\text{CE}}$ is HIGH.
- 23. Address valid prior to or coincident with $\overline{\text{CE}}$ LOW transition.



Switching Waveforms (continued)

Figure 8. Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) [24, 25, 26]



^{24.} For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, CE is HIGH.

^{25.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{26.} Data I/O is in a HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.



Switching Waveforms (continued)

Figure 9. Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled) [27, 28, 29]





Figure 10. Write Cycle No. 3 (WE Controlled, OE LOW) [27, 28, 29, 30]




- 27. For all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW, CE is HIGH.
- 28. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates
- 29. Data I/O is in HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

 30. The minimum write pulse width for Write Cycle No. 3 (WE Controlled, \overline{OE} LOW) should be sum of t_{HZWE} and t_{SD} .



Switching Waveforms (continued)

Figure 11. Write Cycle No. 4 (BHE/BLE Controlled) [31, 32, 33]



Notes
31. For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE} is HIGH.

32. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE}_1 = V_{IL}$, \overline{BHE} or \overline{BHE} or \overline{BHE} or both = V_{IL} , and $\overline{CE}_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

33. Data I/O is in a HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.



Truth Table - CY62147G/CY621472G

CE / CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X ^[34]	Х	Х	Х	Х	HI-Z	Deselect/Power-down	Standby (I _{SB})
X ^[34]	L	Х	Х	Х	Х	HI-Z	Deselect/Power-down	Standby (I _{SB})
X ^[34]	X ^[34]	Х	Х	Н	Н	HI-Z	Deselect/Power-down	Standby (I _{SB})
L	Н	Н	L	L	L	Data Out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	Data Out (I/O ₀ –I/O ₇); HI-Z (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	L	Н	HI-Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	Н	L	Н	HI-Z	Output disabled	Active (I _{CC})
L	Н	Н	Η	Н	L	HI-Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	L	HI-Z	Output disabled	Active (I _{CC})
L	Н	L	Х	L	L	Data In (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	Data In (I/O ₀ –I/O ₇); HI-Z (I/O ₈ –I/O ₁₅)	Write Active (
L	Н	L	Х	L	Н	HI-Z (I/O ₀ –I/O ₇); Write A Data In (I/O ₈ –I/O ₁₅)		Active (I _{CC})


Note
34. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



Ordering Information

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type	Operating Range
45	2.2 V-3.6 V	CY62147G30-45BVXA	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable	Automotive-A
		CY62147G30-45ZSXA	51-85087	44-pin TSOP II without ERR	
		CY621472G30-45ZSXA		44-pin TSOP II, Dual Chip Enable	
55	2.2 V-3.6 V	CY62147G30-55BVXE	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable	Automotive-E
		CY62147G30-55ZSXE	51-85087	44-pin TSOP II	

Ordering Code Definitions





Package Diagrams

Figure 12. 44-pin TSOP Z44-II Package Outline, 51-85087





Figure 13. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD)
posted on the Cypress web.

51-85150 *H



Acronyms

Acronym Description			
BHE Byte High Enable			
BLE Byte Low Enable			
CE Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor		
I/O	Input/Output		
ŌĒ	Output Enable		
SRAM	Static Random Access Memory		
TSOP	Thin Small Outline Package		
VFBGA	Very Fine-Pitch Ball Grid Array		
WE	Write Enable		

Document Conventions

Units of Measure

Symbol	Unit of Measure				
°C	degree Celsius				
MHz	megahertz				
μΑ	nicroampere				
μS	microsecond				
mA	milliampere				
mm	millimeter				
ns	nanosecond				
Ω	ohm				
%	percent				
pF	picofarad				
V	volt				
W	watt				



Document History Page

Document Title: CY62147G/CY621472G MoBL [®] Automotive, 4-Mbit (256K words × 16 bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-95424					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
*B	5032662	NILE	12/01/2015	Changed status from Preliminary to Final.	

Document Number: 001-95424 Rev. *B



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive
Clocks & Buffers
Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-95424 Rev. *B