

# 16-Mbit (2 M words × 8 bits) Static RAM with Error-Correcting Code (ECC)

## Features

- Ultra-low standby power
  - Typical standby current: 5.5  $\mu$ A
  - Maximum standby current: 16  $\mu$ A
- High speed: 45 ns / 55 ns
- Embedded error-correcting code (ECC) for single-bit error correction
- Wide voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V
- 1.0 V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- ERR pin to indicate 1-bit error detection and correction
- Available in Pb-free 48-ball VFBGA package

## Functional Description

CY62168G and CY62168GE are high-performance CMOS low-power (MoBL) SRAM devices with embedded ECC. Both devices are offered in single and dual chip enable options and in multiple pin configurations. The CY62168GE device includes an error indication pin that signals a single-bit error-detection and correction event during a read cycle.

Devices with a single chip enable input are accessed by asserting the chip enable input (CE) LOW. Dual chip enable

devices are accessed by asserting both chip enable inputs –  $\overline{CE}_1$  as LOW and  $CE_2$  as HIGH.

Write to the device by taking Chip Enable 1 ( $\overline{CE}_1$ ) LOW and Chip Enable 2 ( $CE_2$ ) HIGH and the Write Enable (WE) input LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>20</sub>).

Read from the device by taking Chip Enable 1 ( $\overline{CE}_1$ ) and Output Enable ( $\overline{OE}$ ) LOW and Chip Enable 2 ( $CE_2$ ) HIGH while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input and output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high impedance state when the device is deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), or a write operation is in progress ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH and WE LOW). See the [Truth Table – CY62168G/CY62168GE on page 14](#) for a complete description of read and write modes.

On CY62168GE devices, the detection and correction of a single bit error in the accessed location is indicated by the assertion of the ERR output (ERR = HIGH) <sup>[1]</sup>.

The CY62168G and CY62168GE devices are available in a Pb-free 48-pin VFBGA package. The logic block diagrams are on page 2.

For a complete list of related resources, [click here](#).

### Note

1. This device does not support automatic write-back on error detection.




## Contents


<b>Pin Configurations</b> .....	<b>4</b>	<b>Ordering Information</b> .....	<b>15</b>
<b>Product Portfolio</b> .....	<b>5</b>	Ordering Code Definitions .....	15
<b>Maximum Ratings</b> .....	<b>5</b>	<b>Package Diagrams</b> .....	<b>16</b>
<b>Operating Range</b> .....	<b>5</b>	<b>Acronyms</b> .....	<b>17</b>
<b>DC Electrical Characteristics</b> .....	<b>6</b>	<b>Document Conventions</b> .....	<b>17</b>
<b>Capacitance</b> .....	<b>7</b>	Units of Measure .....	17
<b>Thermal Resistance</b> .....	<b>7</b>	<b>Document History Page</b> .....	<b>18</b>
<b>AC Test Loads and Waveforms</b> .....	<b>7</b>	<b>Sales, Solutions, and Legal Information</b> .....	<b>22</b>
<b>Data Retention Characteristics</b> .....	<b>8</b>	Worldwide Sales and Design Support .....	22
<b>Data Retention Waveform</b> .....	<b>8</b>	Products .....	22
<b>Switching Characteristics</b> .....	<b>9</b>	PSoC® Solutions .....	22
<b>Switching Waveforms</b> .....	<b>10</b>	Cypress Developer Community .....	22
<b>Truth Table – CY62168G/CY62168GE</b> .....	<b>14</b>	Technical Support .....	22
<b>ERR Output – CY62168GE</b> .....	<b>14</b>		

**Pin Configurations**

**Figure 1. 48-ball VFBGA (6 × 8 × 1 mm) pinout <sup>[2]</sup>  
CY62168G**



**Figure 2. 48-ball VFBGA (6 × 8 × 1 mm) pinout <sup>[2, 3]</sup>  
CY62168GE**



**Note**

2. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
3. ERR is an Output pin. If not used, this pin should be left floating.

**Product Portfolio**

Product	Features and Options (see Pin Configurations section)	Range	V <sub>CC</sub> Range (V)	Speed (ns)	Power Dissipation			
					Operating I <sub>CC</sub> (mA)		Standby, I <sub>SB2</sub> (μA)	
					f = f <sub>max</sub>			
					Typ <sup>[4]</sup>	Max	Typ <sup>[4]</sup>	Max
CY62168G(E)18	Single or dual Chip Enables	Industrial	1.65 V–2.2 V	55	29	32	7	26
CY62168G(E)30			2.2 V–3.6 V	45	29	36	5.5	16
CY62168(E)	Optional ERR pin		4.5 V–5.5 V					

**Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature ..... –65 °C to + 150 °C

Ambient temperature with power applied ..... –55 °C to + 125 °C

Supply voltage to ground potential ..... –0.5 V to 6 V

DC voltage applied to outputs in High Z state<sup>[5]</sup> ..... –0.5 V to V<sub>CC</sub> + 0.5 V

DC input voltage<sup>[5]</sup> ..... –0.5 V to V<sub>CC</sub> + 0.5 V

Output current into outputs (LOW) ..... 20 mA

Static discharge voltage (MIL-STD-883, Method 3015) ..... >2001 V

Latch up current ..... >140 mA

**Operating Range**

Grade	Ambient Temperature	V <sub>CC</sub> <sup>[6]</sup>
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

**Notes**

- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25 °C.
- V<sub>L(min)</sub> = –2.0 V and V<sub>IH(max)</sub> = V<sub>CC</sub> + 2 V for pulse durations of less than 2 ns.
- Full Device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.

## DC Electrical Characteristics

Over the Operating Range of -40 °C to 85 °C

Parameter	Description		Test Conditions	45 / 55 ns			Unit
				Min	Typ <sup>[7]</sup>	Max	
V <sub>OH</sub>	Output HIGH voltage	1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA	1.4	-	-	V
		2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA	2.0	-	-	
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0 mA	2.2	-	-	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0 mA	2.4	-	-	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> - 0.4 <sup>[8]</sup>	-	-	
V <sub>OL</sub>	Output LOW voltage	1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA	-	-	0.2	V
		2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA	-	-	0.4	
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 mA	-	-	0.4	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 mA	-	-	0.4	
V <sub>IH</sub>	Input HIGH voltage	1.65 V to 2.2 V	-	1.4	-	V <sub>CC</sub> + 0.2	V
		2.2 V to 2.7 V	-	2.0	-	V <sub>CC</sub> + 0.3	
		2.7 V to 3.6 V	-	2.0	-	V <sub>CC</sub> + 0.3	
		4.5 V to 5.5 V	-	2.2	-	V <sub>CC</sub> + 0.5	
V <sub>IL</sub>	Input LOW voltage <sup>[9]</sup>	1.65 V to 2.2 V	-	-0.2	-	0.4	V
		2.2 V to 2.7 V	-	-0.3	-	0.6	
		2.7 V to 3.6 V	-	-0.3	-	0.8	
		4.5 V to 5.5 V	-	-0.5	-	0.8	
I <sub>IX</sub>	Input leakage current	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		-1.0	-	+1.0	μA
I <sub>OZ</sub>	Output leakage current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output disabled		-1.0	-	+1.0	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA, CMOS levels	f = 22.22 MHz (45 ns)	-	29.0	36.0	mA
			f = 18.18 MHz (55 ns)	-	29.0	32.0	
			f = 1 MHz	-	7.0	9.0	
I <sub>SB1</sub> <sup>[10]</sup>	Automatic power down current – CMOS inputs; V <sub>CC</sub> = 2.2 to 3.6 V and 4.5 to 5.5 V	CE <sub>1</sub> ≥ V <sub>CC</sub> - 0.2 V or CE <sub>2</sub> ≤ 0.2 V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V, V <sub>IN</sub> ≤ 0.2 V, f = f <sub>max</sub> (address and data only),		-	5.5	16.0	μA
	Automatic power down current – CMOS inputs; V <sub>CC</sub> = 1.65 to 2.2 V	f = 0 (OE, and WE), V <sub>CC</sub> = V <sub>CC(max)</sub>		-	7	26.0	
I <sub>SB2</sub> <sup>[10]</sup>	Automatic power down current – CMOS inputs; V <sub>CC</sub> = 2.2 to 3.6 V and 4.5 to 5.5 V	CE <sub>1</sub> ≥ V <sub>CC</sub> - 0.2 V or CE <sub>2</sub> ≤ 0.2 V, or V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V or V <sub>IN</sub> ≤ 0.2 V, f = 0, V <sub>CC</sub> = V <sub>CC(max)</sub>	25 °C <sup>[11]</sup>	-	5.5	6.5	μA
			40 °C <sup>[11]</sup>	-	6.3	8.0	
			70 °C <sup>[11]</sup>	-	8.4	12.0	
			85 °C	-	12.0 <sup>[11]</sup>	16.0	
	Automatic power down current – CMOS inputs; V <sub>CC</sub> = 1.65 to 2.2 V	CE <sub>1</sub> ≥ V <sub>CC</sub> - 0.2 V or CE <sub>2</sub> ≤ 0.2 V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V or V <sub>IN</sub> ≤ 0.2 V, f = 0, V <sub>CC</sub> = V <sub>CC(max)</sub>		-	7.0	26.0	

### Notes

- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25 °C.
- This parameter is guaranteed by design and is not tested.
- V<sub>IL(min)</sub> = -2.0 V and V<sub>IH(max)</sub> = V<sub>CC</sub> + 2 V for pulse durations of less than 2 ns.
- Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) must be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.
- The I<sub>SB2</sub> limits at 25 °C, 40 °C, 70 °C and typical limit at 85 °C are guaranteed by design and not 100% tested.

### Capacitance


Parameter <sup>[12]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC(typ)</sub>	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

### Thermal Resistance

Parameter <sup>[12]</sup>	Description	Test Conditions	48-ball VFB-GA	Unit
Θ <sub>JA</sub>	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	31.50	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		15.75	°C/W

### AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms



Parameters	1.8 V	2.5 V	3.0 V	5.0 V	Unit
R1	13500	16667	1103	1800	Ω
R2	10800	15385	1554	990	Ω
R <sub>TH</sub>	6000	8000	645	639	Ω
V <sub>TH</sub>	0.8	1.2	1.75	1.77	V
V <sub>HIGH</sub>	1.8	2.5	3.0	5.0	V

**Note**

12. Tested initially and after any design or process changes that may affect these parameters.


## Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ <sup>[13]</sup>	Max	Unit
$V_{DR}$	$V_{CC}$ for data retention		1.0	–	–	V
$I_{CCDR}$ <sup>[14, 15]</sup>	Data retention current	$1.2\text{ V} \leq V_{CC} \leq 2.2\text{ V}$ , $\overline{CE}_1 \geq V_{CC} - 0.2\text{ V}$ or $CE_2 \leq 0.2\text{ V}$ , $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$	–	7.0	26.0	$\mu\text{A}$
		$2.2\text{ V} < V_{CC} \leq 3.6\text{ V}$ or $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ , $\overline{CE}_1 \geq V_{CC} - 0.2\text{ V}$ or $CE_2 \leq 0.2\text{ V}$ , $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$	–	5.5	16.0	$\mu\text{A}$
$t_{CDR}$ <sup>[16]</sup>	Chip deselect to data retention time		0	–	–	–
$t_R$ <sup>[16, 17]</sup>	Operation recovery time		45/55	–	–	ns

## Data Retention Waveform

Figure 4. Data Retention Waveform



### Notes

13. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = 1.8\text{ V}$  (for  $V_{CC}$  range of 1.65 V–2.2 V),  $V_{CC} = 3\text{ V}$  (for  $V_{CC}$  range of 2.2 V–3.6 V), and  $V_{CC} = 5\text{ V}$  (for  $V_{CC}$  range of 4.5 V–5.5 V),  $T_A = 25\text{ }^\circ\text{C}$ .

14. Chip enables ( $\overline{CE}_1$  and  $CE_2$ ) must be tied to CMOS levels to meet the  $I_{SB1} / I_{SB2} / I_{CCDR}$  spec. Other inputs can be left floating.

15.  $I_{CCDR}$  is guaranteed only after device is first powered up to  $V_{CC(min)}$  and brought down to  $V_{DR}$ .

16. These parameters are guaranteed by design.

17. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \geq 100\text{ }\mu\text{s}$  or stable at  $V_{CC(min)} \geq 100\text{ }\mu\text{s}$ .

### Switching Characteristics


Parameter <sup>[18, 19]</sup>	Description	45 ns		55 ns		Unit
		Min	Max	Min	Max	
<b>Read Cycle</b>						
t <sub>RC</sub>	Read cycle time	45.0	–	55.0	–	ns
t <sub>AA</sub>	Address to data valid / Address to ERR valid	–	45.0	–	55.0	ns
t <sub>OHA</sub>	Data hold from address change / ERR hold from address change	10.0	–	10.0	–	ns
t <sub>ACE</sub>	$\overline{CE}_1$ LOW and CE <sub>2</sub> HIGH to data valid / $\overline{CE}$ LOW to ERR valid	–	45.0	–	55.0	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to data valid / $\overline{OE}$ LOW to ERR valid	–	22.0	–	25.0	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low Z <sup>[19, 20]</sup>	5.0	–	5.0	–	ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High Z <sup>[19, 20, 21]</sup>	–	18.0	–	18.0	ns
t <sub>LZCE</sub>	$\overline{CE}_1$ LOW and CE <sub>2</sub> HIGH to Low Z <sup>[19, 20]</sup>	10.0	–	10.0	–	ns
t <sub>HZCE</sub>	$\overline{CE}_1$ HIGH and CE <sub>2</sub> LOW to High Z <sup>[19, 20, 21]</sup>	–	18.0	–	18.0	ns
t <sub>PU</sub> <sup>[22]</sup>	$\overline{CE}_1$ LOW and CE <sub>2</sub> HIGH to power-up	0	–	0	–	ns
t <sub>PD</sub> <sup>[22]</sup>	$\overline{CE}_1$ HIGH and CE <sub>2</sub> LOW to power-down	–	45.0	–	55.0	ns
<b>Write Cycle</b> <sup>[23, 24]</sup>						
t <sub>WC</sub>	Write cycle time	45.0	–	55.0	–	ns
t <sub>SCE</sub>	$\overline{CE}_1$ LOW and CE <sub>2</sub> HIGH to write end	35.0	–	40.0	–	ns
t <sub>AW</sub>	Address setup to write end	35.0	–	40.0	–	ns
t <sub>HA</sub>	Address hold from write end	0	–	0	–	ns
t <sub>SA</sub>	Address setup to write start	0	–	0	–	ns
t <sub>PWE</sub>	$\overline{WE}$ pulse width	35.0	–	40.0	–	ns
t <sub>SD</sub>	Data setup to write end	25.0	–	25.0	–	ns
t <sub>HD</sub>	Data hold from write end	0	–	0	–	ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High Z <sup>[19, 21, 20]</sup>	–	18.0	–	20.0	ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low Z <sup>[19, 20]</sup>	10.0	–	10.0	–	ns

**Notes**


- 18. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V<sub>CC</sub> ≥ 3 V) and V<sub>CC</sub>/2 (for V<sub>CC</sub> < 3 V), and input pulse levels of 0 to 3 V (for V<sub>CC</sub> ≥ 3 V) and 0 to V<sub>CC</sub> (for V<sub>CC</sub> < 3V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless specified otherwise.
- 19. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.
- 20. Tested initially and after any design or process changes that may affect these parameters.
- 21. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.
- 22. These parameters are guaranteed by design and are not tested.
- 23. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE}_1 = V_{IL}$ , and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 24. The minimum write cycle pulse width for write cycle No. 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  Low) should be equal to the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.

### Switching Waveforms

**Figure 5. Read Cycle No. 1 of CY62168G (Address Transition Controlled)** [25, 26]



**Figure 6. Read Cycle No. 1 of CY62168GE (Address Transition Controlled)** [25, 26]




**Notes**

25. The device is continuously selected.  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ .

26.  $\overline{WE}$  is HIGH for read cycle.

Switching Waveforms (continued)

Figure 7. Read Cycle No. 2 ( $\overline{OE}$  Controlled) [27, 28, 29]




Notes

- 27.  $\overline{WE}$  is HIGH for read cycle.
- 28. For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH.
- 29. Address valid prior to or coincident with  $\overline{CE}$  LOW transition.

**Switching Waveforms** (continued)

**Figure 8. Write Cycle No. 1 ( $\overline{WE}$  Controlled)** [30, 31, 32]



**Notes**

30. For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH.
31. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE}_1 = V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
32. Data I/O is in the high-impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ .
33. During this period, the I/Os are in output state. Do not apply input signals.

Switching Waveforms (continued)

Figure 9. Write Cycle No. 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  Low) [34, 35, 36, 37]





Figure 10. Write Cycle No. 3 ( $\overline{CE}$  Controlled) [34, 35, 36]



Notes

- 34. For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH.
- 35. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE}_1 = V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 36. Data I/O is in high impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ .
- 37. The minimum write cycle pulse width should be equal to the sum of the  $t_{HZWE}$  and  $t_{SD}$ .
- 38. During this period I/O are in the output state. Do not apply input signals.

**Truth Table – CY62168G/CY62168GE**

$\overline{CE}_1$	$CE_2$	$\overline{WE}$	$\overline{OE}$	I/Os	Mode	Power
H	X <sup>[39]</sup>	X <sup>[39]</sup>	X <sup>[39]</sup>	High Z	Deselect / Power down	Standby ( $I_{SB2}$ )
X <sup>[39]</sup>	L	X <sup>[39]</sup>	X <sup>[39]</sup>	High Z	Deselect / Power down	Standby ( $I_{SB2}$ )
L	H	H	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active ( $I_{CC}$ )
L	H	H	H	High Z	Output disabled	Active ( $I_{CC}$ )
L	H	L	X	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> )	Write	Active ( $I_{CC}$ )

**ERR Output – CY62168GE**

Output <sup>[40]</sup>	Mode
0	Read Operation, no single-bit error in the stored data.
1	Read Operation, single-bit error detected and corrected.
High Z	Device deselected / Outputs disabled / Write Operation

**Note**


39. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.

40. ERR is an Output pin. If not used, this pin should be left floating.

**Ordering Information**


Speed (ns)	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
45	CY62168GE30-45BVXI	51-85150	48-ball VFBGA	Industrial
	CY62168G30-45BVXI	51-85150	48-ball VFBGA	
55	CY62168G18-55BVXI	51-85150	48-ball VFBGA	Industrial

**Ordering Code Definitions**



**Package Diagrams**

**Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150**



NOTE:  
 PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H

## Acronyms

Acronym	Description
$\overline{CE}$	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
$\overline{OE}$	Output Enable
SRAM	Static Random Access Memory
VFBGA	Very Fine-Pitch Ball Grid Array
$\overline{WE}$	Write Enable

## Document Conventions

### Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

**Document History Page**

Document Title: CY62168G/CY62168GE MoBL <sup>®</sup> , 16-Mbit (2 M words x 8 bits) Static RAM with Error-Correcting Code (ECC) Document Number: 001-84771				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	3824968	MEMJ	11/29/2012	New data sheet.
*A	4101930	MEMJ	08/22/2013	<p>Updated <a href="#">Functional Description</a>: Replaced CY62167GE with CY62168GE in first paragraph.</p> <p>Updated <a href="#">Product Portfolio</a>: Updated typical and maximum values of Operating I<sub>CC</sub> for “f = f<sub>max</sub>”.</p> <p>Updated <a href="#">DC Electrical Characteristics</a>: Updated typical and maximum values of I<sub>CC</sub> parameter. Updated typical values of I<sub>SB1</sub> and I<sub>SB2</sub> parameters. Updated Note 10.</p> <p>Updated <a href="#">Switching Characteristics</a>: Removed t<sub>DBE</sub>, t<sub>BW</sub> parameters and their details.</p> <p>Updated <a href="#">Ordering Information</a> (Updated part numbers).</p> <p>Updated in new template.</p>
*B	4197095	MEMJ	11/20/2013	<p>Updated <a href="#">Features</a>: Added 55 ns speed bin related information.</p> <p>Updated <a href="#">Product Portfolio</a>: Added 55 ns speed bin related information (Operating I<sub>CC</sub> and Standby I<sub>SB2</sub> values) corresponding to supply voltage range “1.65 V–2.2 V”.</p> <p>Updated <a href="#">DC Electrical Characteristics</a>: Added 55 ns speed bin related information. Updated Test Conditions corresponding to I<sub>CC</sub> parameter (Removed Test Condition “f = f<sub>MAX</sub>” and added Test Conditions “f = 22.22 MHz (45 ns)” and “f = 18.18 MHz (55 ns)” and their corresponding values. Updated Test Conditions corresponding to I<sub>SB2</sub> parameter (Included temperatures 25 °C, 40 °C, 70 °C and 85 °C and their corresponding values). Changed typical value of I<sub>SB2</sub> parameter from 4.2 µA to 4 µA for voltage range 1.65 V to 2.2 V. Added Note 11 and referred the same note in 25 °C, 40 °C, 70 °C in Test Conditions in I<sub>SB2</sub> parameter and also in Typical Value corresponding to 85 °C in I<sub>SB2</sub> parameter.</p> <p>Updated <a href="#">AC Test Loads and Waveforms</a>: Updated table below <a href="#">Figure 3</a>: Added V<sub>TH</sub> values. Updated R<sub>1</sub>, R<sub>2</sub> and R<sub>TH</sub> values.</p> <p>Updated <a href="#">Data Retention Characteristics</a>: Added 55 ns speed bin related information for t<sub>R</sub> parameter.</p> <p>Updated <a href="#">Switching Characteristics</a>: Added 55 ns speed bin related information. Updated Note 19 and 21 (Removed reference to t<sub>HZBE</sub> and t<sub>LZBE</sub> parameters).</p> <p>Added Errata.</p> <p>Completing Sunset Review.</p>

**Document History Page** (continued)

Document Title: CY62168G/CY62168GE MoBL <sup>®</sup> , 16-Mbit (2 M words × 8 bits) Static RAM with Error-Correcting Code (ECC) Document Number: 001-84771				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*C	4274810	MEMJ	02/08/2014	Updated <a href="#">Operating Range</a> : Added Note 6 and referred the same note in V <sub>CC</sub> column.
*D	4360340	VINI	04/28/2014	Updated <a href="#">Functional Description</a> : Replaced “an error-detection” with “a single-bit error-detection”.  Updated <a href="#">DC Electrical Characteristics</a> : Added Note 7 and referred the same note in “Typ” column. Updated Test Conditions of I <sub>SB2</sub> parameter (Removed “(BHE and BLE) ≥ V <sub>CC</sub> – 0.2 V”). Changed maximum value of I <sub>SB2</sub> parameter at 25 °C from 7 μA to 4.8 μA. Changed typical value of I <sub>SB2</sub> parameter at 40 °C from 6 μA to 4.5 μA. Changed maximum value of I <sub>SB2</sub> parameter at 40 °C from 9 μA to 8 μA.  Updated <a href="#">Data Retention Characteristics</a> : Updated conditions of I <sub>CCDR</sub> parameter (Changed lower limit for V <sub>CC</sub> from 1.0 V to 1.2 V). Added Note 15 and referred the same note in I <sub>CCDR</sub> parameter.  Updated <a href="#">Switching Characteristics</a> : Added Note 24 and referred the same note in “Write Cycle”.  Updated <a href="#">Switching Waveforms</a> : Added <a href="#">Figure 8</a> . Changed title of <a href="#">Figure 9</a> from “Write cycle No. 1 ( $\overline{WE}$ Controlled)” to “Write cycle No. 2 (WE Controlled, OE Low)”. Added Note 37 and referred the same note in <a href="#">Figure 9</a> . Added Note 38 and referred the same note in <a href="#">Figure 9</a> and <a href="#">Figure 10</a> .  Updated <a href="#">ERR Output – CY62168GE</a> : Replaced “Read Operation, no error in the stored data” with “Read Operation, no single bit error in the stored data”.

**Document History Page** (continued)

Document Title: CY62168G/CY62168GE MoBL <sup>®</sup> , 16-Mbit (2 M words x 8 bits) Static RAM with Error-Correcting Code (ECC) Document Number: 001-84771				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*E	4582452	MEMJ	12/17/2014	<p>Updated <b>Features</b>:            Changed value of Typical standby current from 3.2 <math>\mu</math>A to 5.5 <math>\mu</math>A.</p> <p>Updated <b>Product Portfolio</b>:            Updated typical value of <math>I_{SB2}</math> parameter (for 55 ns speed bin and voltage range = 1.65 V–2.2 V) from 4 <math>\mu</math>A to 7 <math>\mu</math>A.            Updated maximum value of <math>I_{SB2}</math> parameter (for 55 ns speed bin and voltage range = 1.65 V–2.2 V) from 23 <math>\mu</math>A to 26 <math>\mu</math>A.            Updated typical value of <math>I_{SB2}</math> parameter (for 45 ns speed bin) from 3.2 <math>\mu</math>A to 5.5 <math>\mu</math>A.</p> <p>Updated <b>DC Electrical Characteristics</b>:            Changed typical value of <math>I_{SB1}</math> parameter (for Test Condition “<math>V_{CC} = 2.2</math> V to 3.6 V and 4.5 V to 5.5 V”) from 3.2 <math>\mu</math>A to 5.5 <math>\mu</math>A.            Changed typical value of <math>I_{SB1}</math> parameter (for Test Condition “<math>V_{CC} = 1.65</math> V to 2.2 V”) from 4.2 <math>\mu</math>A to 7.0 <math>\mu</math>A.            Changed maximum value of <math>I_{SB1}</math> parameter (for Test Condition “<math>V_{CC} = 1.65</math> V to 2.2 V”) from 23 <math>\mu</math>A to 26 <math>\mu</math>A.            Changed typical value of <math>I_{SB2}</math> parameter (for Test Condition “25 °C”) from 3.2 <math>\mu</math>A to 5.5 <math>\mu</math>A.            Changed maximum value of <math>I_{SB2}</math> parameter (for Test Condition “25 °C”) from 4.8 <math>\mu</math>A to 6.5 <math>\mu</math>A.            Changed typical value of <math>I_{SB2}</math> parameter (for Test Condition “40 °C”) from 4.5 <math>\mu</math>A to 6.3 <math>\mu</math>A.            Changed typical value of <math>I_{SB2}</math> parameter (for Test Condition “70 °C”) from 9.0 <math>\mu</math>A to 8.4 <math>\mu</math>A.            Changed typical value of <math>I_{SB2}</math> parameter (for Test Condition “<math>V_{CC} = 1.65</math> V to 2.2 V”) from 4.0 <math>\mu</math>A to 7.0 <math>\mu</math>A.            Changed maximum value of <math>I_{SB2}</math> parameter (for Test Condition “<math>V_{CC} = 1.65</math> V to 2.2 V”) from 23 <math>\mu</math>A to 26 <math>\mu</math>A.</p> <p>Updated <b>Data Retention Characteristics</b>:            Changed typical value of <math>I_{CCDR}</math> parameter (for Condition “<math>V_{CC} = 1.2</math> V to 2.2 V”) from 4 <math>\mu</math>A to 7 <math>\mu</math>A.            Changed maximum value of <math>I_{CCDR}</math> parameter (for Condition “<math>V_{CC} = 1.2</math> V to 2.2 V”) from 23 <math>\mu</math>A to 26 <math>\mu</math>A.            Changed typical value of <math>I_{CCDR}</math> parameter (for Condition “<math>V_{CC} = 2.2</math> V to 3.6 V and <math>V_{CC} = 4.5</math> V to 5.5 V”) from 3.2 <math>\mu</math>A to 5.5 <math>\mu</math>A.            Updated Note 16 (for better clarity of information).</p> <p>Updated <b>Ordering Information</b> (Updated part numbers).</p> <p>Completing Sunset Review.</p>

**Document History Page** (continued)

Document Title: CY62168G/CY62168GE MoBL <sup>®</sup> , 16-Mbit (2 M words x 8 bits) Static RAM with Error-Correcting Code (ECC) Document Number: 001-84771				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*F	4632453	NILE	02/06/2015	<p>Updated <b>Functional Description</b>: Added "For a complete list of related resources, <a href="#">click here.</a>" at the end.</p> <p>Updated <b>Pin Configurations</b>: Added Note 3 and referred the same note in caption of <a href="#">Figure 2</a>.</p> <p>Updated <b>DC Electrical Characteristics</b>: Added details of <math>V_{OH}</math> parameter corresponding to voltage range "4.5 V to 5.5 V" and test condition "<math>V_{CC} = \text{Min}, I_{OH} = -0.1 \text{ mA}</math>". Added Note 8 and referred the same note in minimum value of <math>V_{OH}</math> parameter corresponding to voltage range "4.5 V to 5.5 V" and test condition "<math>V_{CC} = \text{Min}, I_{OH} = -0.1 \text{ mA}</math>".</p> <p>Updated <b>Switching Characteristics</b>: Added Note 20 and referred the same note in description of <math>t_{LZOE}, t_{HZOE}, t_{LZCE}, t_{HZCE}, t_{LZWE}, t_{HZWE}</math> parameters. Added Note 22 and referred the same note in <math>t_{PU}</math> and <math>t_{PD}</math> parameters.</p> <p>Updated <b>ERR Output – CY62168GE</b>: Added Note 40 and referred the same note in "Output" column.</p> <p>Removed "Errata". All Errata have been fixed and fixed samples are available since January 20, 2015.</p>



## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

<a href="#">Automotive</a>	<a href="#">cypress.com/go/automotive</a>
<a href="#">Clocks &amp; Buffers</a>	<a href="#">cypress.com/go/clocks</a>
<a href="#">Interface</a>	<a href="#">cypress.com/go/interface</a>
<a href="#">Lighting &amp; Power Control</a>	<a href="#">cypress.com/go/powerpsoc</a> <a href="#">cypress.com/go/plc</a>
<a href="#">Memory</a>	<a href="#">cypress.com/go/memory</a>
<a href="#">PSoC</a>	<a href="#">cypress.com/go/psoc</a>
<a href="#">Touch Sensing</a>	<a href="#">cypress.com/go/touch</a>
<a href="#">USB Controllers</a>	<a href="#">cypress.com/go/USB</a>
<a href="#">Wireless/RF</a>	<a href="#">cypress.com/go/wireless</a>

#### PSoC<sup>®</sup> Solutions

[psoc.cypress.com/solutions](#)  
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

#### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

#### Technical Support

[cypress.com/go/support](#)

© Cypress Semiconductor Corporation, 2012-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.