SCCS038B - SEPTEMBER 1994 - REVISED OCTOBER 2001

- Function and Pinout Compatible With FCT and F Logic
- 25-Ω Output Series Resistors to Reduce Transmission-Line Reflection Noise
- TTL Output Level Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Fully Compatible With TTL Input and Output Logic Levels
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- 12-mA Output Sink Current
 15-mA Output Source Current
- 3-State Outputs

Q OR SO PACKAGE (TOP VIEW) S V_{CC} 16 15 OE I_{0a} I_{1a} [14 🛮 I_{0c} Y_a 13 I I_{1c} 12 Y_C I_{0b} [11 🛮 I_{0d} I_{1b} Y_b [7 10 🛮 I_{1d} 9]] Y_d GND ∏8

description

The CY74FCT2257T has four identical two-input multiplexers that select four bits of data from two sources under the control of a common data-select (S) input. The I_0 inputs are selected when S is low, and the I_1 inputs are selected when S is high. Data appears at the output in noninverted form for the CY74FCT2257T. On-chip termination resistors at the outputs reduce system noise caused by reflections. The CY74FCT2257T can replace the FCT257T to reduce noise in an existing design.

The CY74FCT2257T is a logic implementation of a four-pole, two-position switch, in which the position of the switch is determined by the logic levels supplied to S. Outputs are forced to the high-impedance off state when the output-enable (\overline{OE}) input is high.

All but one device must be in the high-impedance state to prevent currents from exceeding the maximum ratings if outputs are tied together. Design of the \overline{OE} signals must ensure that there is no overlap when outputs of 3-state devices are tied together.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

PIN DESCRIPTION

NAME	DESCRIPTION
I	Data inputs
S	Common data-select input
OE	Output-enable input (active low)
Υ	Data outputs



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

TA	PACKAGE [†]		SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	QSOP – Q	Tape and reel	4.3	CY74FCT2257CTQCT	FR257-3
	SOIC - SO	Tube	4.3	CY74FCT2257CTSOC	FCT2257C
	3010 - 30	Tape and reel	4.3	CY74FCT2257CTSOCT	FC12257C
	QSOP – Q	Tape and reel	5	CY74FCT2257ATQCT	FR257-1


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

	OUTPUT			
OE	S	l ₀	l ₁	Y
Н	Х	Х	Х	Z
L	Н	X	L	L
L	Н	Χ	Н	Н
L	L	L	X	L
L	L	Н	Χ	Н

H = High logic level, L = Low logic level, X = Don't care, Z = High-impedance (off) state

logic diagram (positive logic)





SCCS038B - SEPTEMBER 1994 - REVISED OCTOBER 2001

absolute maximum rating over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential	
DC input voltage range	0.5 V to 7 V
DC output voltage range	0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ_{JA} (see Note 1): Q package	90°C/W
SO package	57°C/W
Ambient temperature range with power applied, T _A	–65°C to 135°C
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ІОН	High-level output current			-15	mA
loL	Low-level output current			12	mA
TA	Operating free-air temperature	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



NOTES: 1. The package thermal impedance is calculated in accordance with JESD 51-7.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
VIK	$V_{CC} = 4.75 \text{ V}, \qquad I_{IN} = -18 \text{ mA}$				-0.7	-1.2	V
V _{OH}	$V_{CC} = 4.75 \text{ V}, \qquad I_{OH} = -15 \text{ mA}$			2.4	3.3		V
V _{OL}	$V_{CC} = 4.75 \text{ V}, \qquad I_{OL} = 12 \text{ mA}$				0.3	0.55	V
R _{out}	V _{CC} = 4.75 V,	I _{OL} = 12 mA		20	25	40	Ω
V_{hys}	All inputs				0.2		V
lН	$V_{CC} = 5.25 \text{ V},$	V _{IN} = 2.7 V				±1	μΑ
IĮL	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = 0.5 V$				±1	μΑ
^I OZH	$V_{CC} = 5.25 \text{ V},$	V _{OUT} = 2.7 V				10	μΑ
l _{OZL}	$V_{CC} = 5.25 \text{ V},$	V _{OUT} = 0.5 V				-10	μΑ
los [‡]	V _{CC} = 5.25 V,	VOUT = 0 V		-60	-120	-225	mA
l _{off}	$V_{CC} = 0 V$,	V _{OUT} = 4.5 V				±1	μΑ
lcc	$V_{CC} = 5.25 \text{ V},$	$V_{IN} \le 0.2 V$,	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.1	0.2	mA
∆ICC	$V_{CC} = 5.25 \text{ V}, V_{IN} = 3.4 \text{ V}$, f ₁ = 0, Outputs open				0.5	2	mA
ICCD¶	$\frac{\text{V}_{CC}}{\text{OE}} = 5.25 \text{ V, One in OE} = \text{GND, V}_{IN} \le 0.25 \text{ C}$	$\frac{V_{CC}}{OE}$ = 5.25 V, One input switching at 50% duty cycle, Outputs open, $\frac{V_{CC}}{OE}$ = GND, V _{IN} ≤ 0.2 V or V _{IN} ≥ V _{CC} − 0.2 V			0.06	0.12	mA/ MHz
		One bit switching at f ₁ = 10 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4	
lc#	V _{CC} = 5.25 V,	at 50% duty cycle	V _{IN} = 3.4 V or GND		1	2.4	mA
lG"	Outputs open, OE = GND	Four bits switching at f ₁ = 2.5 MHz at 50% duty cycle	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4	IIIA
			$V_{IN} = 3.4 \text{ V or GND}$		1.7	5.4	
Ci					5	10	pF
Co					9	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Where:

IC = Total supply current

ICC = Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input ($V_{IN} = 3.4 \text{ V}$)

D_H = Duty cycle for TTL inputs high N_T = Number of TTL inputs at D_H

ICCD = Dynamic current caused by an input transition pair (HLH or LHL)

f₀ = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

N₁ = Number of inputs changing at f₁

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I_{CC} formula.



Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

[§] Per TTL-driven input (VIN = 3.4 V); all other inputs at VCC or GND

This parameter is derived for use in total power-supply calculations.


[#] I_C = $I_{CC} + \Delta I_{CC} \times D_H \times N_T + I_{CCD} (f_0/2 + f_1 \times N_1)$

CY74FCT2257T QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS SCCS038B - SEPTEMBER 1994 - REVISED OCTOBER 2001

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FCT2	4FCT2257AT CY7		CY74FCT2257CT	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	I _a or I _b	V	1.5	5	1.5	4.7	ns
t _{PHL}		ı	1.5	5	1.5	4.7	110
t _{PLH}	s		1.5	7	1.5	5.2	20
t _{PHL}		I	1.5	7	1.5	5.2	ns
^t PZH		v	1.5	7	1.5	6	20
tPZL	ŌĒ	I	1.5	7	1.5	6	ns
^t PHZ	ŌĒ	V	1.5	5.5	1.5	5	ns
t _{PLZ}		'	1.5	5.5	1.5	5	115

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265