# 9-BIT BUS-INTERFACE REGISTER WITH 3-STATE OUTPUTS

SCCS069A - OCTOBER 2001 - REVISED NOVEMBER 2001

- Function, Pinout, and Drive Compatible With FCT, F Logic, and AM29823
- Reduced V<sub>OH</sub> (Typically = 3.3 V) Version of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- 64-mA Output Sink Current
   32-mA Output Source Current
- High-Speed Parallel Register With Positive-Edge-Triggered D-Type Flip-Flops
- Buffered Common Clock-Enable (EN) and Asynchronous-Clear (CLR) Inputs
- 3-State Outputs

#### (TOP VIEW) 24 🛮 V<sub>CC</sub> <u>oe</u> l $D_0 \square 2$ 23 $Y_0$ $D_1$ $\boxed{3}$ 22 X1 $D_2 \square 4$ 21 Y<sub>2</sub> $D_3 \square 5$ 20 Y<sub>3</sub> $D_4 \begin{bmatrix} 1 \\ 6 \end{bmatrix}$ 19 Y<sub>4</sub> D<sub>5</sub> [] 7 18 Y<sub>5</sub> $D_6 \square 8$ 17 X Y<sub>6</sub> $D_7 \begin{bmatrix} 1 \\ 9 \end{bmatrix}$ 16 Y<sub>7</sub> 15 🛮 Y<sub>8</sub> D<sub>8</sub> [] 10 14 EN CLR **∏** 11 GND 12 13 CP

P. Q. OR SO PACKAGE

# description

This bus-interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The CY74FCT823T is a 9-bit-wide buffered register with clock-enable (EN) and clear (CLR) inputs that are ideal for parity bus interfacing in high-performance microprogrammed systems. It is ideal for use as an output port requiring high I<sub>OL</sub>/I<sub>OH</sub>.

This device is designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. Outputs are designed for low-capacitance bus loading in the high-impedance state.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## **ORDERING INFORMATION**

TA	PACI	KAGE†	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QSOP - Q	Tape and reel	6	CY74FCT823CTQCT	FCT823C
	SOIC - SO	Tube	6	CY74FCT823CTSOC	FCT823C
	3010 - 30	Tape and reel	6	CY74FCT823CTSOCT	FC1023C
-40°C to 85°C	DIP – P	Tube	7.5	CY74FCT823BTPC	CY74FCT823BTPC
-40 C to 65 C	DIP – P	Tube	10	CY74FCT823ATPC	CY74FCT823ATPC
	QSOP - Q	Tape and reel	10	CY74FCT823ATQCT	FCT823A
	SOIC - SO	Tube	10	CY74FCT823ATSOC	FCT823A
		Tape and reel	10	CY74FCT823ATSOCT	FUIOZOA

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## **PIN DESCRIPTION**

NAME	I/O	DESCRIPTION
D	I	D flip-flop data inputs
CLR	I	When CLR is low and OE is low, Q outputs are low. When CLR is high, data can be entered into the register.
CP	0	Clock pulse for the register. Enters data into the register on the low-to-high clock transition.
Υ	0	Register 3-state outputs
EN	Ι	Clock enable. When $\overline{EN}$ is low, data on the D input is transferred to the Q output on the low-to-high clock transition. When $\overline{EN}$ is high, the Q outputs do not change state, regardless of the data or clock input transitions.
ŌĒ	-	Output control. When OE is high, the Youtputs are in the high-impedance state. When OE is low, true register data is present at the Youtputs.

## **FUNCTION TABLE**


		INPUTS		RNAL PUTS	FUNCTION		
OE	CLR	EN	D	СР	Q	Y	
Н	Н	L	L	<b>↑</b>	L	Z	Z
Н	Н	L	Н	$\uparrow$	Н	Z	۷
Н	L	Х	Χ	Х	L	Z	Clear
L	L	Χ	Χ	X	L	L	Clear
Н	Н	Н	Х	Х	NC	Z	Hold
L	Н	Н	Χ	Х	NC	NC	Hold
Н	Н	L	L	1	L	Z	
Н	Н	L	Н	$\uparrow$	Н	Z	Load
L	Н	L	L	$\uparrow$	L	L	Load
L	Н	L	Н	1	Н	Н	

H = High logic level, L = Low logic level, X = Don't care, NC = No change,



<sup>↑ =</sup> Low-to-high transition, Z = High-impedance state

# logic diagram (positive logic)



# absolute maximum rating over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range to ground potential	–0.5 V to 7 V
DC input voltage range	–0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1): P package	67°C/W
(see Note 2): Q package	61°C/W
(see Note 2): SO package	46°C/W
Ambient temperature range with power applied, T <sub>A</sub>	. −65°C to 135°C
Storage temperature range, T <sub>stg</sub>	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The package thermal impedance is calculated in accordance with JESD 51-3.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.

# recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ІОН	High-level output current			-32	mA
lOL	Low-level output current			64	mA
TA	Operating free-air temperature	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation.



SCCS069A - OCTOBER 2001 - REVISED NOVEMBER 2001

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP†	MAX	UNIT		
V <sub>IK</sub>	V <sub>CC</sub> = 4.75 V,	I <sub>IN</sub> = -18 mA	I <sub>IN</sub> = -18 mA			-1.2	V
Va	V <sub>CC</sub> = 4.75 V	$I_{OH} = -32 \text{ mA}$		2			٧
VOH	VCC = 4.75 V	I <sub>OH</sub> = -15 mA		2.4	3.3		٧
VOL	$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 64 \text{ mA}$			0.3	0.55	V
V <sub>hys</sub>	All inputs				0.2		V
lį	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = V_{CC}$				5	μΑ
lін	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = 2.7 \text{ V}$				±1	μΑ
Ι <sub>Ι</sub> L	V <sub>CC</sub> = 5.25 V,	$V_{IN} = 0.5 V$				±1	μΑ
lozh	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 2.7 V				10	μΑ
lozL	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0.5 V			-	-10	μΑ
los <sup>‡</sup>	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0 V		-60	-120	-225	mA
l <sub>off</sub>	$V_{CC} = 0 V$ ,	V <sub>OUT</sub> = 4.5 V				±1	μΑ
lcc	$V_{CC} = 5.25 \text{ V},$	$V_{IN} \le 0.2 V$ ,	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.1	0.2	mA
ΔlCC	V <sub>CC</sub> = 5.25 V, V <sub>IN</sub> =	3.4 V\$, f <sub>1</sub> = 0, Outputs op	oen		0.5	2	mA
ICCD¶	$\frac{V_{CC}}{OE} = \frac{5.25}{EN} $	it switching at 50% duty c $I \le 0.2 \text{ V or V}_{IN} \ge V_{CC} - 0.00$	ycle, Outputs open, 0.2 V		0.06	0.12	mA/ MHz
		One bit switching at f <sub>1</sub> = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4	
lc#	V <sub>CC</sub> = 5.25 V,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4	mA
ıC	Outputs open, OE = EN = GND	Eight bits switching at f <sub>1</sub> = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.6	3.2	ma
		at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND		3.9	12.2	
Ci					5	10	pF
Co					9	12	pF

<sup>&</sup>lt;sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

IC = Total supply current

I<sub>CC</sub> = Power-supply current with CMOS input levels

ΔICC = Power-supply current for a TTL high input (V<sub>IN</sub> = 3.4 V)

D<sub>H</sub> = Duty cycle for TTL inputs high N<sub>T</sub> = Number of TTL inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic current caused by an input transition pair (HLH or LHL)

f<sub>0</sub> = Clock frequency for registered devices, otherwise zero

f<sub>1</sub> = Input signal frequency

N<sub>1</sub> = Number of inputs changing at f<sub>1</sub>

All currents are in milliamperes and all frequencies are in megahertz.

 $\parallel$  Values for these conditions are examples of the I<sub>CC</sub> formula.



Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

 $<sup>\</sup>$  Per TTL-driven input ( $V_{IN} = 3.4 \text{ V}$ ); all other inputs at  $V_{CC}$  or GND

This parameter is derived for use in total power-supply calculations.

<sup>#</sup> IC = ICC +  $\triangle$ ICC  $\times$  DH  $\times$  NT + ICCD (f<sub>0</sub>/2 + f<sub>1</sub>  $\times$  N<sub>1</sub>) Where:

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER		TEST LOAD	CY74FCT823AT		CY74FCT823BT		CY74FCT823CT		LINIT	
		TEST LOAD	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
t Dulas duration		CP	C <sub>L</sub> = 50 pF,	7		6		6		nc
t <sub>W</sub> Pulse duration	CLR low	$R_L = 500 \Omega$	6		6		6		ns	
A Control Constitution of Constitution	Data	$C_L = 50 \text{ pF},$	4		3		3		ns	
<sup>t</sup> su	t <sub>SU</sub> Setup time, before CP↑	EN	$R_L = 500 \Omega$	4		3		3		115
[ <u>.</u>	Hold time, after CP↑	Data	C <sub>L</sub> = 50 pF,	2		1.5		1.5		20
th Hold time, after CPT		EN	$R_L = 500 \Omega$	2		0		0		ns
t <sub>rec</sub>	Recovery time	CLR before CP↑	$C_L = 50 \text{ pF},$ $R_L = 500 \Omega$	6		6		6		ns

# switching characteristics over operating free-air temperature range (see Figure 1)

DADAMETED	AMETER FROM TO (OUTPUT) TEST LOA		TEST LOAD	CY74FC1	823AT	CY74FCT823BT	CY74FCT823CT	UNIT	
PARAMETER			TEST LOAD	MIN	MAX	MIN MAX	MIN MAX	UNII	
t <sub>PLH</sub>	СР	Y	C <sub>L</sub> = 50 pF,		10	7.5	6	ns	
t <sub>PHL</sub>	OI .	•	$R_L = 500 \Omega$		10	7.5	6	113	
<sup>t</sup> PLH	СР	Y	$C_L = 300 \text{ pF},$		20	20 15		ns	
t <sub>PHL</sub>	GF .		$R_L = 500 \Omega$		20	15	12.5	115	
<sup>t</sup> PLH	CLR	Υ	$C_L = 50 \text{ pF},$ $R_L = 500 \Omega$		14	9	8	ns	
<sup>t</sup> PZH	ŌE	Υ	C <sub>L</sub> = 50 pF,	$C_L = 50 \text{ pF},$		12	8	7	ns
t <sub>PZL</sub>	OE	1	$R_L = 500 \Omega$		12	8	7	115	
<sup>t</sup> PZH	ŌE	Υ	C <sub>L</sub> = 300 pF,		23	15	12.5	ns	
tPZL	OL	ī	$R_L = 500 \Omega$		23	15	12.5	115	
t <sub>PHZ</sub>	ŌE	Υ	C <sub>L</sub> = 5 pF,		7	6.5	6		
tPLZ	OE	ī	$R_L = 500 \Omega$		7	6.5	6	ns	
<sup>t</sup> PHZ	ŌE	C <sub>L</sub> = 50 pF,		8	8	7.5	6.5	ns	
t <sub>PLZ</sub>	)E	ı	$R_L = 500 \Omega$		8	7.5	6.5	1115	



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265