



High-Speed Multi-Phase PLL Clock Buffer

Features

- 500 ps Max Total Timing Budget (TTB™) window
- 12 MHz to 100 MHz (CY7B993V), or 24 MHz to 200 MHz (CY7B994V) Input/Output Operation
- Matched Pair Output Skew < 200 ps
- Zero Input-to-Output Delay
- 18 LVTTL Outputs Driving 50Ω Terminated Lines
- 16 Outputs at 200 MHz: Commercial Temperature
- 6 Outputs at 200 MHz: Industrial Temperature
- 3.3V LVTTL/LVPECL, Fault-tolerant, and Hot Insertable Reference Inputs
- Phase Adjustments in 625 ps/1300 ps Steps Up to ± 10.4 ns
- Multiply/Divide Ratios of 1–6, 8, 10, 12
- Individual Output Bank Disable
- Output High Impedance Option for Testing Purposes
- Fully Integrated Phase Locked Loop (PLL) with Lock Indicator
- <50-ps Typical Cycle-to-Cycle Jitter</p>
- Single 3.3V ± 10% Supply
- 100-pin TQFP Package
- 100-pin BGA Package

Functional Description

The CY7B993V and CY7B994V High-speed Multi-phase PLL Clock Buffers offer user selectable control over system clock functions. This multiple output clock driver provides the system integrator with functions necessary to optimize the timing of high-performance computer and communication systems.

These devices feature a guaranteed maximum TTB window specifying all occurrences of output clocks with respect to the input reference clock across variations in output frequency, supply voltage, operating temperature, input edge rate, and process.

Eighteen configurable outputs each drive terminated transmission lines with impedances as low as 50Ω while delivering minimal and specified output skews at LVTTL levels. The outputs are arranged in five banks. Banks 1 to 4 of four outputs allow a divide function of 1 to 12, while simultaneously allowing phase adjustments in 625 ps to 1300 ps increments up to 10.4 ns. One of the output banks also includes an independent clock invert function. The feedback bank consists of two outputs, which allows divide-by functionality from 1 to 12 and limited phase adjustments. Any one of these eighteen outputs can be connected to the feedback input as well as driving other inputs.


Selectable reference input is a fault tolerance feature that allows smooth change-over to secondary clock source, when the primary clock source is not in operation. The reference inputs and feedback inputs are configurable to accommodate both LVTTL or Differential (LVPECL) inputs. The completely integrated PLL reduces jitter and simplifies board layout.

For a complete list of related documentation, click here.

Cypress Semiconductor Corporation
Document Number: 38-07127 Rev. *N



Logic Block Diagram



CY7B993V/CY7B994V RoboClock[®]



Contents


| Pinouts | 4 |
|-------------------------------------|----|
| Pin Definition | 6 |
| Block Diagram Description | 7 |
| Phase Frequency Detector and Filter | 7 |
| VCO, Control Logic, Divider, | |
| and Phase Generator | 7 |
| Time Unit Definition | 7 |
| Divide and Phase Select Matrix | 8 |
| Output Disable Description | 9 |
| INV3 Pin Function | 10 |
| Lock Detect Output Description | 10 |
| Factory Test Mode Description | 10 |
| Safe Operating Zone | 10 |
| Absolute Maximum Conditions | 11 |
| Operating Range | 11 |
| Electrical Characteristics | 11 |
| Thermal Resistance | 13 |

| AC Test Loads and waveforms | 13 |
|---|----|
| Switching Characteristics | 14 |
| AC Timing Diagrams | 16 |
| Ordering Information | 17 |
| Ordering Code Definitions | 17 |
| Package Diagrams | 18 |
| Acronyms | 20 |
| Document Conventions | 20 |
| Units of Measure | 20 |
| Document History Page | 21 |
| Sales, Solutions, and Legal Information | 23 |
| Worldwide Sales and Design Support | 23 |
| Products | 23 |
| PSoC®Solutions | 23 |
| Cypress Developer Community | 23 |
| Technical Support | |



Pinouts

Figure 1. 100-pin TQFP pinout



Document Number: 38-07127 Rev. *N Page 4 of 23



Pinouts (continued)

Figure 2. 100-pin BGA pinout

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
|---|-------------------|-------------------|-------------------|------|--------------------|--------------------|------------------|-----------------------------|------------------|-------|
| Α | 1QB1 | 1QB0 | 1QA1 | 1QA0 | QFA0 | QFA1 | FBKB+ | VCCQ | FBKA- | FBKA+ |
| В | VCCN | VCCN | VCCN | VCCN | VCCN | VCCN | VCCQ | FBKB- | FBSEL | REFA+ |
| С | GND | GND | GND | GND | GND | GND | VCCQ | GND | GND | REFA- |
| D | LOCK | 4F0 (3_level) | 3F1 (3_level) | GND | FBDS1 (3_level) | FBDS0 (3_level) | 2F0 (3_level) | VCCQ | REFSEL | REFB- |
| E | 4QB1 | VCCN | 4DS1 (3_level) | GND | 3F0 (3_level) | 4F1 (3_level) | GND | FS (3_level) | VCCN | REFB+ |
| F | 4QB0 | VCCN | 3DS1 (3_level) | GND | GND | GND | GND | FBF0 (3_level) | VCCN | 2QA0 |
| G | 4QA1 | 2DS1 (3_level) | VCCQ | GND | GND | GND | GND | VCCQ | 1F0 (3_level) | 2QA1 |
| Н | 4QA0 | 1DS1 (3_level) | 1DS0 (3_level) | VCCQ | GND | GND | VCCQ | OUTPUT MODE (3_level) | FBDIS | 2QB0 |
| J | 4DS0 (3_level) | 3DS0 (3_level) | 2DS0 (3_level) | DIS1 | VCCN | VCCN | GND | INV3 (3_level) | DIS3 | 2QB1 |
| ĸ | 2F1 (3_level) | 1F1 (3_level) | DIS2 | VCCN | 3QA0 | 3QA1 | GND | 3QB0 | 3QB1 | DIS4 |

Document Number: 38-07127 Rev. *N Page 5 of 23



Pin Definition

| Input Sare selected. This input selected by the FBSEL is used to feedback the cloc output XDn to the phase detector. The PLL operates such that the rising edges of the reference and feedback signals are aligned in both phase and frequency. These inputs can operate as differential PECL or single-ended TTI inputs. When operating as a single-ended TTI input input (IVTIL) input, the complementary input must be left open. REFSEL Input IVTIL Reference Inputs. These inputs can operate as differential PECL or single-ended TTI input, the complementary input must be left open. REFSEL Input IVTIL Reference Inputs the REFA pair as the reference input. Then the complementary input must be left open. REFSEL Input III INPUT | Pin Name [1] | I/O | Pin Type | Pin Description |
|--|------------------|--------|----------|---|
| LVDIFF ference and feedback signals are aligned in both phase and frequency. These inputs can operate as differential PECL or single-ended TTL inputs. When operating as a single-ended LVTTL input, the complementary input must be left open. REFA+, REFA-, REFB- Input LVTIL Reference Inputs. These inputs can operate as differential PECL or single-ended LVTTL input, the complementary input must be left open. REFSEL Input LVTIL Reference Select Input. The REFSEL input controls how the reference input is configured as a single-ended LVTTL input, the CMP, it uses the REFA pair as the reference input. This input has an internal pull-down. FS Input 3-level Input Inpu | FBSEL | Input | LVTTL | Feedback Input Select . When LOW, FBKA inputs are selected. When HIGH, the FBKB inputs are selected. This input has an internal pull-down. |
| REFB+, REFB- LVDIFF reference inputs to the PLL. When operating as a single-ended LVTTL input, the complementary input must be left open. RefFSEL Input LVTTL Reference Select Input. The REFSEL input controls how the reference input is configured when LOW, it uses the REFA pair as the reference input. When HIGH, it uses the REFB pair as the reference input. This input has an internal pull-down. FS | | Input | | Feedback Inputs . One pair of inputs selected by the FBSEL is used to feedback the clock output xQn to the phase detector. The PLL operates such that the rising edges of the reference and feedback signals are aligned in both phase and frequency. These inputs can operate as differential PECL or single-ended TTL inputs. When operating as a single-ended LVTTL input, the complementary input must be left open. |
| When LOW, it uses the REFA pair as the reference input. When HIGH, it uses the REFB pairs as the reference input. This input has an internal pull-down. FS | | Input | | Reference Inputs . These inputs can operate as differential PECL or single-ended TTL reference inputs to the PLL. When operating as a single-ended LVTTL input, the complementary input must be left open. |
| Input Table 1 on page 7). FBF0 Input 3-level Feedback Output Phase Function Select. This input determines the phase function of the Feedback bank's QFA[0:1] outputs (see Table 3 on page 8). FBDIS Input Input LVTTL Feedback Divider Function Select. These inputs determine the function of the QFA[0:1] individed to the "HOLD-OFF" or "High Z" state; the disable state is determined by OUTPUT_MODE. When LOW, the QFA[0:1] is enabled (see Table 5 on page 9). This input has an internal pull-down. Input Input 3-level Input | REFSEL | Input | LVTTL | Reference Select Input . The REFSEL input controls how the reference input is configured. When LOW, it uses the REFA pair as the reference input. When HIGH, it uses the REFB pair as the reference input. This input has an internal pull-down. |
| Input Seedback bank's QFA[0:1] outputs (see Table 3 on page 8). | FS | Input | | Frequency Select . This input must be set according to the nominal frequency (f _{NOM}) (see Table 1 on page 7). |
| Input LVTTL Feedback Disable. This input controls the state of QFA[0:1]. When HIGH, the QFA[0:1] idisabled to the "HOLD-OFF" or "High Z" state; the disable state is determined be OUTPUT_MODE. When LOW, the QFA[0:1] is enabled (see Table 5 on page 9). This input has an internal pull-down. | FBF0 | Input | | Feedback Output Phase Function Select . This input determines the phase function of the Feedback bank's QFA[0:1] outputs (see Table 3 on page 8). |
| disabled to the "HOLD-OFF" or "High Z" state; the disable state is determined be OUTPUT_MODE. When LOW, the QFA[0:1] is enabled (see Table 5 on page 9). This inputs as an internal pull-down. [1:4]F[0:1] | FBDS[0:1] | Input | | Feedback Divider Function Select . These inputs determine the function of the QFA0 and QFA1 outputs (see Table 4 on page 8). |
| Input Input Input 3-level Input 3-level Input See Table 3 on page 8). DIS[1:4] | FBDIS | Input | LVTTL | Feedback Disable . This input controls the state of QFA[0:1]. When HIGH, the QFA[0:1] is disabled to the "HOLD-OFF" or "High Z" state; the disable state is determined by OUTPUT_MODE. When LOW, the QFA[0:1] is enabled (see Table 5 on page 9). This input has an internal pull-down. |
| Input bank of outputs (see Table 4 on page 8). DIS[1:4] | [1:4]F[0:1] | Input | | Output Phase Function Select . Each pair controls the phase function of the respective bank of outputs (see Table 3 on page 8). |
| the output bank is disabled to the "HOLD-OFF" or "High Z" state; the disable state in determined by OUTPUT_MODE. When LOW, the [1:4]Q[A:B][0:1] is enabled (see Table on page 9). These inputs each have an internal pull-down. INV3 Input 3-level Input Input LOCK Output LVTTL PLL Lock Indicator. When HIGH, this output indicates the internal PLL is locked to the reference signal. When LOW, the PLL is attempting to acquire lock. OUTPUT_MODE Input 3-Level Input UTTL Output Mode. This pin determines the clock outputs' disable state. When this input is HIGH the clock outputs disable to "HOLD-OFF" mode. When in MID, the device enters factory test mode. QFA[0:1] Output Clock Feedback Output. This pair of clock outputs is intended to be connected to the Fe input. These outputs have numerous divide options and three choices of phase adjustments The function is determined by the setting of the FBDS[0:1] pins and FBF0. [1:4]Q[A:B][0:1] Output UTTL Clock Output. These outputs provide numerous divide and phase select function determined by the [1:4]DS[0:1] and [1:4]F[0:1] inputs. VCCN PWR Output Buffer Power. Power supply for the internal circuitry. | [1:4]DS[0:1] | Input | | Output Divider Function Select . Each pair controls the divider function of the respective bank of outputs (see Table 4 on page 8). |
| Input | DIS[1:4] | Input | LVTTL | Output Disable . Each input controls the state of the respective output bank. When HIGH, the output bank is disabled to the "HOLD-OFF" or "High Z" state; the disable state is determined by OUTPUT_MODE. When LOW, the [1:4]Q[A:B][0:1] is enabled (see Table 5 on page 9). These inputs each have an internal pull-down. |
| reference signal. When LOW, the PLL is attempting to acquire lock. OUTPUT_MODE Input 3-Level Input Under Mode. This pin determines the clock outputs' disable state. When this input is HIGH the clock outputs disable to high impedance (High Z). When this input is LOW, the clock outputs disable to "HOLD-OFF" mode. When in MID, the device enters factory test mode. QFA[0:1] Output LVTTL Clock Feedback Output. This pair of clock outputs is intended to be connected to the Fingut. These outputs have numerous divide options and three choices of phase adjustments The function is determined by the setting of the FBDS[0:1] pins and FBF0. [1:4]Q[A:B][0:1] Output LVTTL Clock Output. These outputs provide numerous divide and phase select functions determined by the [1:4]DS[0:1] and [1:4]F[0:1] inputs. VCCN PWR Output Buffer Power. Power supply for each output pair. Internal Power. Power supply for the internal circuitry. | INV3 | Input | | Invert Mode . This input only affects Bank 3. When this input is LOW, each matched output pair becomes complementary (3QA0+, 3QA1-, 3QB0+, 3QB1-). When this input is HIGH, all four outputs in the same bank are inverted. When this input is MID all four outputs are non inverting. |
| Input the clock outputs disable to high impedance (High Z). When this input is LOW, the clock outputs disable to "HOLD-OFF" mode. When in MID, the device enters factory test mode. QFA[0:1] Output LVTTL Clock Feedback Output. This pair of clock outputs is intended to be connected to the Finput. These outputs have numerous divide options and three choices of phase adjustments The function is determined by the setting of the FBDS[0:1] pins and FBF0. [1:4]Q[A:B][0:1] Output LVTTL Clock Output. These outputs provide numerous divide and phase select functions determined by the [1:4]DS[0:1] and [1:4]F[0:1] inputs. VCCN PWR Output Buffer Power. Power supply for each output pair. VCCQ PWR Internal Power. Power supply for the internal circuitry. | LOCK | Output | LVTTL | PLL Lock Indicator . When HIGH, this output indicates the internal PLL is locked to the reference signal. When LOW, the PLL is attempting to acquire lock. |
| input. These outputs have numerous divide options and three choices of phase adjustments The function is determined by the setting of the FBDS[0:1] pins and FBF0. [1:4]Q[A:B][0:1] Output LVTTL Clock Output. These outputs provide numerous divide and phase select functions determined by the [1:4]DS[0:1] and [1:4]F[0:1] inputs. VCCN PWR Output Buffer Power. Power supply for each output pair. VCCQ PWR Internal Power. Power supply for the internal circuitry. | OUTPUT_MODE | Input | | Output Mode . This pin determines the clock outputs' disable state. When this input is HIGH, the clock outputs disable to high impedance (High Z). When this input is LOW, the clock outputs disable to "HOLD-OFF" mode. When in MID, the device enters factory test mode. |
| determined by the [1:4]DS[0:1] and [1:4]F[0:1] inputs. VCCN PWR Output Buffer Power. Power supply for each output pair. VCCQ PWR Internal Power. Power supply for the internal circuitry. | QFA[0:1] | Output | LVTTL | Clock Feedback Output . This pair of clock outputs is intended to be connected to the FB input. These outputs have numerous divide options and three choices of phase adjustments. The function is determined by the setting of the FBDS[0:1] pins and FBF0. |
| VCCQ PWR Internal Power. Power supply for the internal circuitry. | [1:4]Q[A:B][0:1] | Output | LVTTL | Clock Output . These outputs provide numerous divide and phase select functions determined by the [1:4]DS[0:1] and [1:4]F[0:1] inputs. |
| 11.7 | VCCN | | PWR | Output Buffer Power. Power supply for each output pair. |
| GND PWR Device Ground. | VCCQ | | PWR | Internal Power. Power supply for the internal circuitry. |
| | GND | | PWR | Device Ground. |

Document Number: 38-07127 Rev. *N Page 6 of 23

Note
 1. For all three-state inputs, HIGH indicates a connection to V_{CC}, LOW indicates a connection to GND, and MID indicates an open connection. Internal termination circuitry holds an unconnected input to V_{CC}/2.



Block Diagram Description

Phase Frequency Detector and Filter

These two blocks accept signals from the REF inputs (REFA+, REFA-, REFB+, or REFB-) and the FB inputs (FBKA+, FBKA-, FBKB+, or FBKB-). Correction information is then generated to control the frequency of the voltage-controlled oscillator (VCO). These two blocks, along with the VCO, form a PLL that tracks the incoming REF signal.

The CY7B993V/994V have a flexible REF and FB input scheme. These inputs allow the use of either differential LVPECL or single-ended LVTTL inputs. To configure as single-ended LVTTL inputs, the complementary pin must be left open (internally pulled to 1.5V). The other input pin can then be used as an LVTTL input. The REF inputs are also tolerant to hot insertion.

The REF inputs can be changed dynamically. When changing from one reference input to the other of the same frequency, the PLL is optimized to ensure that the clock output period is not less than the calculated system budget (t_{MIN} = t_{REF} (nominal reference clock period) – t_{CCJ} (cycle-to-cycle jitter) – t_{PDEV} (Max period deviation)) while reacquiring the lock.

VCO, Control Logic, Divider, and Phase Generator

The VCO accepts analog control inputs from the PLL filter block. The FS control pin setting determines the nominal operational frequency range of the divide by one output (f_{NOM}) of the device. f_{NOM} is directly related to the VCO frequency. There are two versions: a low-speed device (CY7B993V) where f_{NOM} ranges from 12 MHz to 100 MHz, and a high-speed device (CY7B994V) that ranges from 24 MHz to 200 MHz. The FS setting for each device is shown in Table 1.

The f_{NOM} frequency is seen on "divide-by-one" outputs. For the CY7B994V, the upper f_{NOM} range extends from 96 MHz to 200 MHz.

Table 1. Frequency Range Select

| | CY7E | 3993V | CY7B994V | | | |
|-------------------|------------------|-------|------------------------|-----|--|--|
| FS ^[2] | f _{NOM} | (MHz) | f _{NOM} (MHz) | | | |
| | Min | Max | Min | Max | | |
| LOW | 12 | 26 | 24 | 52 | | |
| MID | 24 | 52 | 48 | 100 | | |
| HIGH | 48 | 100 | 96 | 200 | | |

Time Unit Definition

Selectable skew is in discrete increments of time unit (t_U). The value of a t_U is determined by the FS setting and the maximum nominal output frequency. The equation to be used to determine the t_U value is as follows:

 $t_U = 1/(f_{NOM}^*N)$

N is a multiplication factor which is determined by the FS setting. f_{NOM} is nominal frequency of the device. N is defined in Table 2.

Table 2. N Factor Determination

| | | CY7B993V | CY7B994V | | | | |
|------|--|----------|----------|---|--|--|--|
| FS | N f _{NOM} (MHz) at which t _U =1.0 ns | | N | f _{NOM} (MHz) at which t _U =1.0 ns | | | |
| LOW | 64 | 15.625 | 32 | 31.25 | | | |
| MID | 32 | 31.25 | 16 | 62.5 | | | |
| HIGH | 16 | 62.5 | 8 | 125 | | | |

Note

Document Number: 38-07127 Rev. *N Page 7 of 23

The level to be set on FS is determined by the "nominal" operating frequency (f_{NOM}) of the V_{CO} and Phase Generator. f_{NOM} always appears on an output when the output is operating in the undivided mode. The REF and FB are at f_{NOM} when the output connected to FB is undivided.



Divide and Phase Select Matrix

The Divide and Phase Select Matrix is comprised of five independent banks: four banks of clock outputs and one bank for feedback. Each clock output bank has two pairs of low-skew, high-fanout output buffers ([1:4]Q[A:B][0:1]), two phase function select inputs ([1:4]F[0:1]), two divider function selects ([1:4]DS[0:1]), and one output disable (DIS[1:4]).

The feedback bank has one pair of low-skew, high-fanout output buffers (QFA[0:1]). One of these outputs may connect to the selected feedback input (FBK[A:B]±). This feedback bank also has one phase function select input (FBF0), two divider function selects FSDS[0:1], and one output disable (FBDIS).

The phase capabilities that are chosen by the phase function select pins are shown in Table 3. The divide capabilities for each bank are shown in Table 4.

Table 3. Output Skew Select Function

| | ction ects | Output Skew Function | | | | | |
|---------|------------------------|----------------------|------------------|--------------------|--------------------|------------------|--|
| [1:4]F1 | [1:4]F0 and FBF0 | Bank1 | Bank2 | Bank3 | Bank4 | Feedback Bank | |
| LOW | LOW | −4t _U | −4t _U | −8t _U | −8t _U | –4t _U | |
| LOW | MID | −3t _U | –3tu | −7t _U | −7t _U | NA | |
| LOW | HIGH | −2t _U | −2t _U | −6t _U | −6t _U | NA | |
| MID | LOW | −1t _U | −1t _U | BK1 ^[3] | BK1 ^[3] | NA | |
| MID | MID | 0t _U | 0t _U | 0t _U | 0t _U | 0tu | |
| MID | HIGH | +1t _U | +1t _U | BK2 ^[3] | BK2 ^[3] | NA | |
| HIGH | LOW | +2t _U | +2t _U | +6t _U | +6t _U | NA | |
| HIGH | MID | +3t _U | +3t _U | +7t _U | +7t _U | NA | |
| HIGH | HIGH | +4t _U | +4t _U | +8t _U | +8t _U | +4t _U | |

Table 4. Output Divider Function

| | ction ects | Output Divider Function | | | | | |
|--------------------------|--------------------------|-------------------------|-------|-------|-------|------------------|--|
| [1:4]DS1 and FBDS1 | [1:4]DS0 and FBDS0 | Bank1 | Bank2 | Bank3 | Bank4 | Feedback Bank | |
| LOW | LOW | /1 | /1 | /1 | /1 | /1 | |
| LOW | MID | /2 | /2 | /2 | /2 | /2 | |
| LOW | HIGH | /3 | /3 | /3 | /3 | /3 | |
| MID | LOW | /4 | /4 | /4 | /4 | /4 | |
| MID | MID | /5 | /5 | /5 | /5 | /5 | |
| MID | HIGH | /6 | /6 | /6 | /6 | /6 | |
| HIGH | LOW | /8 | /8 | /8 | /8 | /8 | |
| HIGH | MID | /10 | /10 | /10 | /10 | /10 | |
| HIGH | HIGH | /12 | /12 | /12 | /12 | /12 | |

Figure 3 on page 9 illustrates the timing relationship of programmable skew outputs. All times are measured with respect to REF with the output used for feedback programmed with $0t_U$ skew. The PLL naturally aligns the rising edge of the FB input and REF input. If the output used for feedback is programmed to another skew position, then the whole t_U matrix shifts with respect to REF. For example, if the output used for feedback is programmed to shift $-8t_U$, then the whole matrix is shifted forward in time by $8t_U$. Thus an output programmed with $8t_U$ of skew is effectively skewed $16t_U$ with respect to REF.

Note

Document Number: 38-07127 Rev. *N Page 8 of 23

^{3.} BK1, BK2 denotes following the skew setting of Bank1 and Bank2, respectively.






Figure 3. Typical Outputs with FB Connected to a Zero-Skew Output [4]

Output Disable Description

The feedback Divide and Phase Select Matrix Bank has two outputs, and each of the four Divide and Phase Select Matrix Banks have four outputs. The outputs of each bank can be independently put into a HOLD-OFF or high impedance state. The combination of the OUTPUT_MODE and DIS[1:4]/FBDIS inputs determines the clock outputs' state for each bank. When the DIS[1:4]/FBDIS is LOW, the outputs of the corresponding bank is enabled. When the DIS[1:4]/FBDIS is HIGH, the outputs for that bank is disabled to a high impedance (High Z) or HOLD-OFF state depending on the OUTPUT_MODE input. Table 5 defines the disabled output functions.

The HOLD-OFF state is intended to be a power saving feature. An output bank is disabled to the HOLD-OFF state in a maximum of six output clock cycles from the time when the disable input (DIS[1:4]/FBDIS) is HIGH. When disabled to the HOLD-OFF state, non-inverting outputs are driven to a logic LOW state on

its falling edge. Inverting outputs are driven to a logic HIGH state on its rising edge. This ensures the output clocks are stopped without glitch. When a bank of outputs is disabled to High Z state, the respective bank of outputs go High Z immediately.

Table 5. DIS[1:4]/FBDIS Pin Functionality

| OUTPUT_MODE | DIS[1:4]/FBDIS | Output Mode |
|-------------|----------------|--------------|
| HIGH/LOW | LOW | ENABLED |
| HIGH | HIGH | HIGH Z |
| LOW | HIGH | HOLD-OFF |
| MID | Х | FACTORY TEST |

Note

Document Number: 38-07127 Rev. *N Page 9 of 23

^{4.} FB connected to an output selected for "Zero" skew (i.e., FBF0 = MID or XF[1:0] = MID).



INV3 Pin Function

Bank3 has signal invert capability. The four outputs of Bank3 act as two pairs of complementary outputs when the INV3 pin is driven LOW. In complementary output mode, 3QA0 and 3QB0 are non-inverting; 3QA1and 3QB1 are inverting outputs. All four outputs are inverted when the INV3 pin is driven HIGH. When the INV3 pin is left in MID, the outputs do not invert. Inversion of the outputs are independent of the skew and divide functions. Therefore, clock outputs of Bank3 can be inverted, divided, and skewed at the same time.

Lock Detect Output Description

The LOCK detect output indicates the lock condition of the integrated PLL. Lock detection is accomplished by comparing the phase difference between the reference and feedback inputs. Phase error is declared when the phase difference between the two inputs is greater than the specified device propagation delay limit (t_{PD}).

When in the locked state, after four or more consecutive feedback clock cycles with phase-errors, the LOCK output is forced LOW to indicate out-of-lock state.

When in the out-of-lock state, 32 consecutive phase-errorless feedback clock cycles are required to allow the LOCK output to indicate lock condition (LOCK = HIGH).

If the feedback clock is removed after LOCK has gone HIGH, a "Watchdog" circuit is implemented to indicate the out-of-lock condition after a time-out period by deasserting LOCK LOW. This time out period is based upon a divided down reference clock.

This assumes that there is activity on the selected REF input. If there is no activity on the selected REF input then the LOCK detect pin may not accurately reflect the state of the internal PLL.

Factory Test Mode Description

The device enters factory test mode when the OUTPUT_MODE is driven to MID. In factory test mode, the device operates with its internal PLL disconnected; input level supplied to the reference input is used in place of the PLL output. In TEST mode the selected FB input(s) must be tied LOW. All functions of the device are still operational in factory test mode except the internal PLL and output bank disables. The OUTPUT_MODE input is designed to be a static input. Dynamically toggling this input from LOW to HIGH may temporarily cause the device to go into factory test mode (when passing through the MID state).

Factory Test Reset


When in factory test mode (OUTPUT_MODE = MID), the device can be reset to a deterministic state by driving the DIS4 input

HIGH. When the DIS4 input is driven HIGH in factory test mode, all clock outputs go to High Z; after the selected reference clock pin has five positive transitions, all the internal finite state machines (FSM) are set to a deterministic state. The deterministic state of the state machines depend on the configurations of the divide selects, skew selects, and frequency select input. All clock outputs stay in high impedance mode and all FSMs stay in the deterministic state until DIS4 is deasserted. When DIS4 is deasserted (with OUTPUT_MODE still at MID), the device re-enters factory test mode.

Safe Operating Zone

Figure 4 illustrates the operating condition at which the device does not exceed its allowable maximum junction temperature of 150 °C. Figure 4 shows the maximum number of outputs that can operate at 185 MHz (with 25 pF load and no air flow) or 200 MHz (with 10 pF load and no air flow) at various ambient temperatures. At the limit line, all other outputs are configured to divide-by-two (i.e., operating at 92.5 MHz) or lower frequencies. The device operates below maximum allowable junction temperature of 150 °C when its configuration (with the specified constraints) falls within the shaded region (safe operating zone). Figure 4 shows that at 85 °C, the maximum number of outputs that can operate at 200 MHz is 6; and at 70 °C, the maximum number of outputs that can operate at 185 MHz is 16 (with 25 pF load and 0-m/s air flow).

Figure 4. Typical Safe Operating Zone





Absolute Maximum Conditions

| Output Current into Outputs (LOV | /)40 mA |
|----------------------------------|-----------|
| Static Discharge Voltage | |
| (per MIL-STD-883, Method 3015) | > 1100V |
| Latch up Current | > ±200 mA |

Operating Range

| Range Ambient Temperature | | V _{CC} |
|---------------------------|------------------|-----------------|
| Commercial | 0 °C to +70 °C | $3.3~V\pm10\%$ |
| Industrial | –40 °C to +85 °C | 3.3 V ± 10% |

Electrical Characteristics

Over the Operating Range

| Parameter | Description | | Test Conditions | Min | Max | Unit |
|------------------|--|---------------------------------------|---|------------------------|------------------------|------|
| LVTTL Comp | patible Output Pins (QI | FA[0:1], [1:4]Q[A:B][0:1], LOCK) | | | | |
| V _{OH} | LVTTL HIGH Voltage | QFA[0:1], [1:4]Q[A:B][0:1] | V_{CC} = Min, I_{OH} = -30 mA | 2.4 | _ | V |
| | | LOCK | $I_{OH} = -2 \text{ mA}, V_{CC} = \text{Min}$ | 2.4 | - | V |
| V _{OL} | LVTTL LOW Voltage | QFA[0:1], [1:4]Q[A:B][0:1] | V_{CC} = Min, I_{OL} = 30 mA | _ | 0.5 | V |
| | | LOCK | I _{OL} = 2 mA, V _{CC} = Min | _ | 0.5 | V |
| I _{OZ} | High impedance State | Leakage Current | | -100 | 100 | μΑ |
| LVTTL Comp | patible Input Pins (FBK | XA±, FBKB±, REFA±, REFB±, FBSE | L, REFSEL, FBDIS, DIS[| 1:4]) | | |
| V _{IH} | LVTTL Input HIGH | FBK[A:B]±, REF[A:B]± | Min ≤ V _{CC} ≤ Max | 2.0 | V _{CC} + 0.3 | V |
| | | REFSEL, FBSEL, FBDIS, DIS[1:4] | | 2.0 | V _{CC} + 0.3 | V |
| V _{IL} | LVTTL Input LOW | FBK[A:B]±, REF[A:B]± | Min ≤ V _{CC} ≤ Max | -0.3 | 0.8 | V |
| | | REFSEL, FBSEL, FBDIS, DIS[1:4] | | -0.3 | 0.8 | V |
| I _I | LVTTL V _{IN} >V _{CC} | FBK[A:B]±, REF[A:B]± | $V_{CC} = GND, V_{IN} = 3.63 V$ | _ | 100 | μΑ |
| I _{IH} | LVTTL Input HIGH | FBK[A:B]±, REF[A:B]± | V_{CC} = Max, V_{IN} = V_{CC} | _ | 500 | μΑ |
| | Current | REFSEL, FBSEL, FBDIS, DIS[1:4] | $V_{IN} = V_{CC}$ | _ | 500 | μΑ |
| I _{IL} | LVTTL Input LOW | FBK[A:B]±, REF[A:B]± | V_{CC} = Max, V_{IN} = GND | -500 | - | μΑ |
| | Current | REFSEL, FBSEL, FBDIS, DIS[1:4] | | -500 | _ | μΑ |
| Three-level I | Input Pins (FBF0, FBD | S[0:1], [1:4]F[0:1], [1:4]DS[0:1], FS | OUTPUT_MODE(TEST) |) | | |
| V _{IHH} | Three-level Input HIGH | [6] | Min ≤ V _{CC} ≤ Max | 0.87 × V _{CC} | _ | V |
| V_{IMM} | Three-level Input MID[6 | 5] | Min ≤ V _{CC} ≤ Max | 0.47 × V _{CC} | 0.53 × V _{CC} | V |
| V _{ILL} | Three-level Input LOW | [6] | Min ≤ V _{CC} ≤ Max | _ | 0.13 × V _{CC} | V |
| I _{IHH} | | Three-level input pins excl. FBF0 | $V_{IN} = V_{CC}$ | _ | 200 | μΑ |
| | Current | FBF0 | | _ | 400 | μΑ |
| I _{IMM} | · · | Three-level input pins excl. FBF0 | $V_{IN} = V_{CC}/2$ | – 50 | 50 | μΑ |
| | Current | FBF0 |] | -100 | 100 | μΑ |
| I _{ILL} | | Three-level input pins excl. FBF0 | V _{IN} = GND | -200 | - | μΑ |
| | Current | FBF0 | | -400 | - | μΑ |

Notes

- 5. Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power up. Power supply sequencing is NOT required.
- 6. These inputs are normally wired to V_{CC}, GND, or left unconnected (actual threshold voltages vary as a percentage of V_{CC}). Internal termination resistors hold the unconnected inputs at V_{CC}/2. If these inputs are switched, the function and timing of the outputs may glitch and the PLL may require an additional t_{LOCK} time before all data sheet limits are achieved.

Document Number: 38-07127 Rev. *N



Electrical Characteristics (continued)

Over the Operating Range

| Parameter | Description | | Test Conditions | Min | Max | Unit | | | |
|-------------------|--|----------------------|--|-----|-----------------------|------|--|--|--|
| LVDIFF Inpu | LVDIFF Input Pins (FBK[A:B]±, REF[A:B]±) | | | | | | | | |
| V_{DIFF} | Input Differential Volta | age | | 400 | V _{CC} | mV | | | |
| V _{IHHP} | Highest Input HIGH \ | /oltage | | 1.0 | V _{CC} | V | | | |
| V _{ILLP} | Lowest Input LOW Vo | oltage | | GND | V _{CC} - 0.4 | V | | | |
| V _{COM} | Common Mode Rang | e (crossing voltage) | | 0.8 | V _{CC} | V | | | |
| Operating C | urrent | | · | | | | | | |
| I _{CCI} | Internal Operating | CY7B993V | $V_{CC} = Max, f_{MAX}^{[7]}$ | - | 250 | mA | | | |
| | Current | CY7B994V | | _ | 250 | mA | | | |
| I _{CCN} | Output Current | CY7B993V | V _{CC} = Max, | _ | 40 | mA | | | |
| | Dissipation/Pair ^[8] | CY7B994V | $\begin{array}{c} V_{CC} = \text{Max}, \\ C_{\text{LOAD}} = 25 \text{ pF}, \\ R_{\text{LOAD}} = 50\Omega \text{ at } V_{\text{CC}}/2, \\ f_{\text{MAX}} \end{array}$ | _ | 50 | mA | | | |

Notes

Document Number: 38-07127 Rev. *N Page 12 of 23

 I_{CCI} measurement is performed with Bank1 and FB Bank configured to run at maximum frequency (f_{NOM} = 100 MHz for CY7B993V, f_{NOM} = 200 MHz for CY7B994V), and all other clock output banks to run at half the maximum frequency. FS and OUTPUT_MODE are asserted to the HIGH state.

This is dependent upon frequency and number of outputs of a bank being loaded. The value indicates maximum I_{CCN} at maximum frequency and maximum load of 25 pF terminated to 50Ω at $V_{CC}/2$.



Capacitance


| Ī | Parameter | Description | Test Conditions | Min | Max | Unit |
|---|-----------------|-------------------|--|-----|-----|------|
| | C _{IN} | Input capacitance | $T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$ | _ | 5 | pF |

Thermal Resistance


| Parameter [9] | Description | Test Conditions | 100-pin TQFP | 100-ball Thin BGA | Unit |
|---------------|---------------------------------------|---|--------------|----------------------|------|
| θ_{JA} | , | Test conditions follow standard test methods and procedures for measuring | | 42 | °C/W |
| θ_{JC} | Thermal resistance (junction to case) | thermal impedance, in accordance with EIA/JESD51. | 11 | 16 | °C/W |

AC Test Loads and Waveforms

Figure 5. AC Test Loads and Waveforms [10]



(a) LVTTL AC Test Load



Notes

^{9.} These parameters are guaranteed by design and are not tested.

^{10.} These figures are for illustrations only. The actual ATE loads may vary.



Switching Characteristics

Over the Operating Range $^{[11,\ 12,\ 13,\ 14,\ 15]}$

| Daramatar | Description | CY7B993/4V-2 | | | CY7B993/4V-5 | | | Unit | |
|----------------------|---|----------------------------|---------------------|-----|--------------|------|-----|------------|------------|
| Parameter | Description | Min | Min Typ Max Min Typ | | | | | Max | |
| f _{IN} | Clock Input Frequency | CY7B993V | 12 | _ | 100 | 12 | - | 100 | MHz |
| | | CY7B994V | 24 | - | 200 | 24 | - | 200 | MHz |
| f _{OUT} | Clock Output Frequency | CY7B993V | 12 | - | 100 | 12 | - | 100 | MHz |
| | | CY7B994V | 24 | _ | 200 | 24 | _ | 200 | MHz |
| t _{SKEWPR} | Matched-Pair Skew [16, 17] | | _ | _ | 200 | _ | - | 200 | ps |
| t _{SKEWBNK} | Intrabank Skew ^[16, 17] | | _ | _ | 200 | _ | _ | 250 | ps |
| t _{SKEW0} | Output-Output Skew (same frequency and phase, rise to rise, fall – to fall) [16, 17] | | | | | _ | _ | 550 | ps |
| t _{SKEW1} | Output-Output Skew (same frequency and phase, other banks at different frequency, rise to rise, fall to fall) [16, 17] | | | | 250 | - | - | 650 | ps |
| t _{SKEW2} | Output-Output Skew (invert to nominal of differen compared banks at same frequency, rising edge taligned, other banks at same frequency) [16, 17] | t banks, o falling edge | - | - | 250 | - | _ | 700 | ps |
| t _{SKEW3} | Output-Output Skew (all output configurations out $t_{\rm SKEW1}$ and $t_{\rm SKEW2}$) [16, 17] | _ | _ | 500 | - | _ | 800 | ps | |
| t _{SKEWCPR} | Complementary Outputs Skew (crossing to crossing, complementary outputs of the same bank) [16, 17, 18, 19] | | | | 200 | - | - | 300 | ps |
| t _{CCJ1-3} | Cycle-to-Cycle Jitter (divide by 1 output frequency, FB = divide by 1, 2, 3) | | | 50 | 150 | - | 50 | 150 | ps Peak |
| t _{CCJ4-12} | Cycle-to-Cycle Jitter (divide by 1 output frequency FB = divide by 4, 5, 6, 8, 10, 12) | _ | 50 | 100 | _ | 50 | 100 | ps Peak | |
| t _{PD} | Propagation Delay, REF to FB Rise | | -250 | - | 250 | -500 | _ | 500 | ps |

- 11. This is for non-three level inputs.
- 12. Assumes 25 pF Max load capacitance up to 185 MHz. At 200 MHz the Max load is 10 pF.
- 13. Both outputs of pair must be terminated, even if only one is being used.
- 14. Each package must be properly decoupled.

- 14. Each package finds to e properly decoupled.
 15. AC parameters are measured at 1.5V unless otherwise indicated.
 16. Test Load C₁ = 25 pF, terminated to V_{CC}/2 with 50Ω up to 185 MHz and 10 pF load to 200 MHz.
 17. SKEW is defined as the time between the earliest and the latest output transition among all outputs for which the same phase delay has been selected when all outputs are loaded with 25 pF and properly terminated up to 185 MHz. At 200 MHz the max load is 10 pF.
- 18. Complementary output skews are measured at complementary signal pair intersections.
- 19. Guaranteed by statistical correlation. Tested initially and after any design or process changes that may affect these parameters.

Document Number: 38-07127 Rev. *N Page 14 of 23



Switching Characteristics (continued)

Over the Operating Range $^{[11,\ 12,\ 13,\ 14,\ 15]}$

| Parameter | Description | CY | 7B993/4 | 1V-2 | CY7B993/4V-5 | | | Unit | |
|--------------------------------|--|------|---------|-------|--------------|-----|-------|-------|--|
| raiailletei | Description | Min | Тур | Max | Min | Тур | Max | Oiiit | |
| TTB | Total Timing Budget window (same frequency and phase)[19, 20] | _ | _ | 500 | _ | _ | 700 | ps | |
| t _{PDDELTA} | Propagation Delay difference between two devices ^[19] | _ | _ | 200 | _ | _ | 200 | ps | |
| t _{REFpwh} | REF input (Pulse Width HIGH) ^[21] | 2.0 | _ | - | 2.0 | _ | _ | ns | |
| t _{REFpwl} | REF input (Pulse Width LOW) ^[21] | 2.0 | _ | - | 2.0 | - | _ | ns | |
| t _r /t _f | Output Rise/Fall Time ^[22] | 0.15 | _ | 2.0 | 0.15 | - | 2.0 | ns | |
| t _{LOCK} | PLL Lock Time from Power up | _ | _ | 10 | _ | _ | 10 | ms | |
| t _{RELOCK1} | PLL Relock Time (from same frequency, different phase) with Stable Power Supply | _ | _ | 500 | 1 | - | 500 | μS | |
| t _{RELOCK2} | PLL Relock Time (from different frequency, different phase) with Stable Power Supply ^[23] | _ | _ | 1000 | _ | _ | 1000 | μS | |
| t _{ODCV} | Output duty cycle deviation from 50% ^[24] | -1.0 | _ | 1.0 | -1.0 | - | 1.0 | ns | |
| t _{PWH} | Output HIGH time deviation from 50% ^[25] | _ | _ | 1.5 | 1 | - | 1.5 | ns | |
| t _{PWL} | Output LOW time deviation from 50% ^[25] | - | - | 2.0 | ı | - | 2.0 | ns | |
| t _{PDEV} | Period deviation when changing from reference to reference ^[26] | - | - | 0.025 | ı | - | 0.025 | UI | |
| t _{OAZ} | DIS[1:4]/FBDIS HIGH to output high impedance from ACTIVE ^[27, 28] | 1.0 | _ | 10 | 1.0 | - | 10 | ns | |
| t _{OAZ} | DIS[1:4]/FBDIS LOW to output ACTIVE from output high impedance [28, 29] | 0.5 | _ | 14 | 0.5 | _ | 14 | ns | |

Notes

Document Number: 38-07127 Rev. *N Page 15 of 23

^{20.} TTB is the window between the earliest and the latest output clocks with respect to the input reference clock across variations in output frequency, supply voltage, operating temperature, input clock edge rate, and process. The measurements are taken with the AC test load specified and include output-output skew, cycle-cycle jitter, and dynamic phase error. TTB is equal to or smaller than the maximum specified value at a given frequency.

^{21.} Tested initially and after any design or process changes that may affect these parameters.

^{22.} Rise and fall times are measured between 2.0V and 0.8V.

^{23.} $f_{\mbox{\scriptsize NOM}}$ must be within the frequency range defined by the same FS state.

^{24.} AC parameters are measured at 1.5V unless otherwise indicated.

^{25.} t_{PWH} is measured at 2.0V. t_{PWL} is measured at 0.8V. 26. UI = Unit Interval. Examples: 1 UI is a full period. 0.1UI is 10% of period.

^{27.} Test Load C_L = 25 pF, terminated to $V_{CC}/2$ with 50Ω up to 185 MHz and 10 pF load to 200 MHz.


^{28.} Measured at 0.5V deviation from starting voltage.

^{29.} For t_{OZA} minimum, C_L = 0 pF. For t_{OZA} maximum, C_L = 25 pF to 185 MHz or 10 pF to 200 MHz.



AC Timing Diagrams

Figure 6. AC Timing Diagrams [30]




30. AC parameters are measured at 1.5V unless otherwise indicated.



Ordering Information

| Propagation Delay (ps) | Max Speed (MHz) | Ordering Code | Package Type | Operating Range |
|---------------------------|--------------------|-----------------|-----------------------------------|-----------------------------|
| 250 | 200 | CY7B994V-2BBI | 100-ball Thin BGA | Industrial, –40 °C to 85 °C |
| 250 | 200 | CY7B994V-2BBIT | 100-ball Thin BGA – Tape and Reel | Industrial, –40 °C to 85 °C |
| 500 | 200 | CY7B994V-5BBC | 100-ball Thin BGA | Commercial, 0 °C to 70 °C |
| 500 | 200 | CY7B994V-5BBCT | 100-ball Thin BGA – Tape and Reel | Commercial, 0 °C to 70 °C |
| Pb-free | | | | |
| 250 | 100 | CY7B993V-2AXC | 100-pin TQFP | Commercial, 0 °C to 70 °C |
| 250 | 100 | CY7B993V-2AXCT | 100-pin TQFP – Tape and Reel | Commercial, 0 °C to 70 °C |
| 250 | 100 | CY7B993V-2AXI | 100-pin TQFP | Industrial, –40 °C to 85 °C |
| 250 | 200 | CY7B994V-2AXC | 100-pin TQFP | Commercial, 0 °C to 70 °C |
| 250 | 200 | CY7B994V-2AXCT | 100-pin TQFP – Tape and Reel | Commercial, 0 °C to 70 °C |
| 250 | 200 | CY7B994V-2AXI | 100-pin TQFP | Industrial, –40 °C to 85 °C |
| 250 | 200 | CY7B994V-2AXIT | 100-pin TQFP – Tape and Reel | Industrial, –40 °C to 85 °C |
| 250 | 200 | CY7B994V-2BBXI | 100-ball Thin BGA | Industrial, –40 °C to 85 °C |
| 250 | 200 | CY7B994V-2BBXIT | 100-ball Thin BGA – Tape and Reel | Industrial, –40 °C to 85 °C |
| 500 | 100 | CY7B993V-5AXC | 100-pin TQFP | Commercial, 0 °C to 70 °C |
| 500 | 100 | CY7B993V-5AXCT | 100-pin TQFP – Tape and Reel | Commercial, 0 °C to 70 °C |
| 500 | 100 | CY7B993V-5AXI | 100-pin TQFP | Industrial, –40 °C to 85 °C |
| 500 | 100 | CY7B993V-5AXIT | 100-pin TQFP – Tape and Reel | Industrial, –40 °C to 85 °C |
| 500 | 200 | CY7B994V-5AXC | 100-pin TQFP | Commercial, 0 °C to 70 °C |
| 500 | 200 | CY7B994V-5AXCT | 100-pin TQFP – Tape and Reel | Commercial, 0 °C to 70 °C |
| 500 | 200 | CY7B994V-5BBXI | 100-ball Thin BGA | Industrial, –40 °C to 85 °C |
| 500 | 200 | CY7B994V-5BBXIT | 100-ball Thin BGA – Tape and Reel | Industrial, -40 °C to 85 °C |
| 500 | 200 | CY7B994V-5AXI | 100-pin TQFP | Industrial, -40 °C to 85 °C |
| 500 | 200 | CY7B994V-5AXIT | 100-pin TQFP – Tape and Reel | Industrial, -40 °C to 85 °C |

Ordering Code Definitions





Document Number: 38-07127 Rev. *N Page 17 of 23



Package Diagrams

Figure 7. 100-pin TQFP (14 × 14 × 1.4 mm) A100SA Package Outline, 51-85048






51-85048 *J

Document Number: 38-07127 Rev. *N Page 18 of 23



Package Diagrams (continued)

Figure 8. 100-ball Thin BGA (11 × 11 × 1.4 mm) BB100 Package Outline, 51-85107



51-85107 *E

Document Number: 38-07127 Rev. *N Page 19 of 23



Acronyms

| Acronym | Description | | |
|---|--|--|--|
| BGA | Ball Grid Array | | |
| FS Frequency Select | | | |
| I/O Input/Output | | | |
| LVPECL | Low Voltage Positive Emitter Coupled Logic | | |
| LVTTL Low Voltage Transistor-Transistor Logic | | | |
| PLL | Phase-Locked Loop | | |
| TQFP | Thin Quad Flat Pack | | |
| TTL Transistor-Transistor Logic | | | |
| VCO | Voltage Controlled Oscillator | | |

Document Conventions

Units of Measure

| Symbol | Unit of Measure | | | |
|--------|-----------------|--|--|--|
| °C | egree Celsius | | | |
| KHz | lohertz | | | |
| ΚΩ | kilohm | | | |
| MHz | megahertz | | | |
| μA | microampere | | | |
| mA | milliampere | | | |
| ms | millisecond | | | |
| mV | millivolt | | | |
| ns | nanosecond | | | |
| Ω | ohm | | | |
| % | percent | | | |
| pF | picofarad | | | |
| ps | picosecond | | | |
| V | volt | | | |
| W | watt | | | |



Document History Page

| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
|----------|---------|--------------------|--------------------|--|
| ** | 109957 | SZV | 12/16/01 | Changed from Spec number: 38-00747 to 38-07127 |
| *A | 114376 | CTK | 05/06/02 | Updated Ordering Information: Updated part numbers. |
| *B | 116570 | HWT | 09/04/02 | Updated Switching Characteristics: Added TTB parameter and its details. |
| *C | 122794 | RBI | 12/14/02 | Updated Absolute Maximum Conditions: Added Note 5 and referred the same note next to "maximum ratings" in the description below heading. |
| *D | 123694 | RGL | 03/04/03 | Updated Block Diagram Description: Updated Lock Detect Output Description: Replaced "(t _{PDSL} , M, H)" with "(t _{PD})". Updated Switching Characteristics: Added minimum value of F _{out} parameter. |
| *E | 128462 | RGL | 07/29/03 | Updated Switching Characteristics: Added f _{in} parameter and its details. |
| *F | 391560 | RGL | See ECN | Updated Features: Replaced "Low cycle-to-cycle jitter (< 100-ps peak-peak)" with "<50-ps typical cycle-to-cycle jitter". Updated Switching Characteristics: Added a column "Typ" under "CY7B993/4V-2" and "CY7B993/4V-5". Included values in "Typ" column for t _{CCJ1-3} and t _{CCJ4-12} parameters. Updated Ordering Information: Updated part numbers. |
| *G | 2896548 | KVM | 03/19/10 | Updated Ordering Information: Updated part numbers. Replaced "Lead-Free" with "Pb-Free". Replaced "Commercial" with "Commercial, 0 °C to 70 °C" in "Operating Range" column. Replaced "Industrial" with "Industrial, -40 °C to 85 °C" in "Operating Range" column. |
| *H | 3055192 | CXQ | 10/11/2010 | Updated Ordering Information: Updated part numbers. Added Ordering Code Definitions. |
| * | 3076912 | CXQ | 11/02/2010 | Updated Ordering Information: No change in part numbers. Updated Ordering Code Definitions. |
| *J | 3240908 | CXQ | 04/26/2011 | Updated Absolute Maximum Conditions: Changed value of "Storage Temperature" from "–40 °C to +125 °C" to "–50 °C to +125 °C". Updated Package Diagrams: spec 51-85048 – Changed revision from *D to *E. |
| *K | 4196053 | CINM | 11/19/2013 | Updated Package Diagrams: spec 51-85048 – Changed revision from *E to *H. spec 51-85107 – Changed revision from *C to *E. Added Acronyms and Units of Measure. Updated to new template. Completing Sunset Review. |

Document Number: 38-07127 Rev. *N Page 21 of 23



Document History Page (continued)

| Document Title: CY7B993V/CY7B994V RoboClock [®] , High-Speed Multi-Phase PLL Clock Buffer Document Number: 38-07127 | | | | | | |
|--|---------|--------------------|--------------------|---|--|--|
| Revision | ECN | Orig. of Change | Submission Date | Description of Change | | |
| *L | 4570131 | CINM | 11/14/2014 | Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Ordering Information: Updated part numbers. Updated Package Diagrams: spec 51-85048 – Changed revision from *H to *I. | | |
| *M | 5257270 | PSR | 05/03/2016 | Added Thermal Resistance. Updated Package Diagrams: spec 51-85048 – Changed revision from *I to *J. Updated to new template. | | |
| *N | 5528003 | XHT | 11/21/2016 | Updated to new template. Completing Sunset Review. | | |

Document Number: 38-07127 Rev. *N Page 22 of 23



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2001-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the aliure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cypress Semiconductor:

 CY7B993V-2AXC
 CY7B993V-2AXCT
 CY7B993V-2AXI
 CY7B993V-5AXC
 CY7B993V-5AXCT
 CY7B993V-5AXCT
 CY7B993V-5AXI
 CY7B993V-5AXCT
 CY7B994V-2BBC

 CY7B994V-2BBI
 CY7B994V-2BBIT
 CY7B994V-2BBXC
 CY7B994V-2BBXCT
 CY7B994V-2BBXI
 CY7B994V-2BBXI
 CY7B994V-2BBXIT

 CY7B994V-5AXC
 CY7B994V-5AXCT
 CY7B994V-5AXI
 CY7B994V-5AXIT
 CY7B994V-5BBXCT

 CY7B994V-5BBXI
 CY7B994V-5BBXC
 CY7B994V-5BBXCT