1-Mbit (256K x 4) Static RAM

Features

- Pin- and function-compatible with CY7C106B/CY7C1006B
- High speed
  - t_{AA} = 10 ns
- Low active power
  - I_{CC} = 80 mA @ 10 ns
- Low CMOS standby power
  - I_{SB2} = 3.0 mA
- 2.0V Data Retention
- Automatic power-down when deselected
- CMOS for optimum speed/power
- TTL-compatible inputs and outputs
- CY7C106D available in Pb-free 28-pin 400-Mil wide Molded SOJ package. CY7C1006D available in Pb-free 28-pin 300-Mil wide Molded SOJ package

Functional Description [1]

The CY7C106D and CY7C1006D are high-performance CMOS static RAMs organized as 262,144 words by 4 bits. Easy memory expansion is provided by an active LOW Chip Enable ($\overline{CE}$), an active LOW Output Enable ($\overline{OE}$), and tri-state drivers. These devices have an automatic power-down feature that reduces power consumption by more than 65% when the devices are deselected. The four input and output pins (IO_0 through IO_3) are placed in a high-impedance state when:

- Deselected ($\overline{CE}$ HIGH)
- Outputs are disabled ($\overline{OE}$ HIGH)
- When the write operation is active ($\overline{CE}$ and $\overline{WE}$ LOW)

Write to the device by taking Chip Enable ($\overline{CE}$) and Write Enable ($\overline{WE}$) inputs LOW. Data on the four IO pins (IO_0 through IO_3) is then written into the location specified on the address pins (A_0 through A_{17}).

Read from the device by taking Chip Enable ($\overline{CE}$) and Output Enable ($\overline{OE}$) LOW while forcing Write Enable ($\overline{WE}$) HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the four IO pins.

Logic Block Diagram

Note

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.

[+] Feedback

Pin Configuration [2]

SOJ
Top View

A_0	1	28	V_{CC}
A_1	2	27	A_{17}
A_2	3	26	A_{16}
A_3	4	25	A_{15}
A_4	5	24	A_{14}
A_5	6	23	A_{13}
A_6	7	22	A_{12}
A_7	8	21	A_{11}
A_8	9	20	NC
A_9	10	19	IO_3
A_{10}	11	18	IO_2
$\overline{CE}$	12	17	IO_1
$\overline{OE}$	13	16	IO_0
GND	14	15	$\overline{WE}$

Selection Guide

	CY7C106D-10 CY7C1006D-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	80	mA
Maximum Standby Current	3	mA

Note
2. NC pins are not connected on the die.

Document #: 38-05459 Rev. *G

Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ....–65°C to +150°C

Ambient Temperature with
Power Applied...–55°C to +125°C

Supply Voltage on V_{CC} Relative to GND [3] ... –0.5V to +6.0V

DC Voltage Applied to Outputs
in High-Z State [3]...................................–0.5V to V_{CC} + 0.5V

DC Input Voltage [3] ....–0.5V to V_{CC} + 0.5V

Current into Outputs (LOW) .... 20 mA

Static Discharge Voltage .... > 2001V
(per MIL-STD-883, Method 3015)

Latch-up Current .... > 200 mA

Operating Range

Range	Ambient Temperature	V_{CC}	Speed
Industrial	–40 C to +85 C	5V $\pm$ 0.5V	10 ns

Electrical Characteristics (Over the Operating Range)

Parameter	Description	Test Conditions		7C106D-10 7C1006D-10		Unit
				Min	Max	
V_{OH}	Output HIGH Voltage	I_{OH} = –4.0 mA		2.4		V
V_{OL}	Output LOW Voltage	I_{OL} = 8.0 mA			0.4	V
V_{IH}	Input HIGH Voltage			2.2	V_{CC} + 0.5	V
V_{IL}	Input LOW Voltage [3]			–0.5	0.8	V
I_{IX}	Input Leakage Current	GND $\leq V_I \leq V_{CC}$		–1	+1	μA
I_{OZ}	Output Leakage Current	GND $\leq V_I \leq V_{CC}$, Output Disabled		–1	+1	μA
I_{CC}	V_{CC} Operating Supply Current	V_{CC} = Max, I_{OUT} = 0 mA, f = f_{max} = 1/t_{RC}	100 MHz		80	mA
			83 MHz		72	mA
			66 MHz		58	mA
			40 MHz		37	mA
I_{SB1}	Automatic CE Power-Down Current—TTL Inputs	Max V_{CC}, $\overline{CE} \geq V_{IH}$, $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$, f = f_{max}			10	mA
I_{SB2}	Automatic CE Power-Down Current—CMOS Inputs	Max V_{CC}, $\overline{CE} \geq V_{CC}$ – 0.3V, $V_{IN} \geq V_{CC}$ – 0.3V or $V_{IN} \leq 0.3V$, f=0			3	mA

Note
3. V_{IL} (min) = –2.0V and V_{IH}(max) = V_{CC} + 1V for pulse durations of less than 5 ns.

Document #: 38-05459 Rev. *G

[+] Feedback

Capacitance [4]

Parameter	Description	Test Conditions	Max	Unit
C_{IN}: Addresses	Input Capacitance	T_A = 25°C, f = 1 MHz, V_{CC} = 5.0V	7	pF
C_{IN}: Controls			10	pF
C_{OUT}	Output Capacitance		10	pF

Thermal Resistance [4]

Parameter	Description	Test Conditions	300-Mil Wide SOJ	400-Mil Wide SOJ	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	59.16	58.76	°C/W
Θ_{JC}	Thermal Resistance (Junction to Case)		40.84	40.54	°C/W

AC Test Loads and Waveforms [5]

OUTPUT — Z = 50Ω — 50Ω — 30 pF* — 1.5V

* CAPACITIVE LOAD CONSISTS OF ALL COMPONENTS OF THE TEST ENVIRONMENT

(a)

ALL INPUT PULSES
3.0V — 90% / 10%
GND
Rise Time: ≤ 3 ns
90% / 10%
Fall Time: ≤ 3 ns
(b)

High-Z characteristics:

5V — R1 480Ω
OUTPUT — 5 pF — R2 255Ω
INCLUDING JIG AND SCOPE
(c)

Notes
4. Tested initially and after any design or process changes that may affect these parameters.
5. AC characteristics (except High-Z) are tested using the load conditions shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c).

Switching Characteristics (Over the Operating Range) [6]

| Parameter	Description	7C106D-10 7C1006D-10		Unit
		Min	Max	
Read Cycle				
t_{power} [7]	V_{CC}(typical) to the first access	100		μs
t_{RC}	Read Cycle Time	10		ns
t_{AA}	Address to Data Valid		10	ns
t_{OHA}	Data Hold from Address Change	3		ns
t_{ACE}	$\overline{CE}$ LOW to Data Valid		10	ns
t_{DOE}	$\overline{OE}$ LOW to Data Valid		5	ns
t_{LZOE}	$\overline{OE}$ LOW to Low Z	0		ns
t_{HZOE}	$\overline{OE}$ HIGH to High Z [8, 9]		5	ns
t_{LZCE}	$\overline{CE}$ LOW to Low Z [9]	3		ns
t_{HZCE}	$\overline{CE}$ HIGH to High Z [8, 9]		5	ns
t_{PU} [10]	$\overline{CE}$ LOW to Power-Up	0		ns
t_{PD} [10]	$\overline{CE}$ HIGH to Power-Down		10	ns
Write Cycle [11, 12]				
t_{WC}	Write Cycle Time	10		ns
t_{SCE}	$\overline{CE}$ LOW to Write End	7		ns
t_{AW}	Address Set-Up to Write End	7		ns
t_{HA}	Address Hold from Write End	0		ns
t_{SA}	Address Set-Up to Write Start	0		ns
t_{PWE}	$\overline{WE}$ Pulse Width	7		ns
t_{SD}	Data Set-Up to Write End	6		ns
t_{HD}	Data Hold from Write End	0		ns
t_{LZWE}	$\overline{WE}$ HIGH to Low Z [9]	3		ns
t_{HZWE}	$\overline{WE}$ LOW to High Z [8, 9]		5	ns

Notes
6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
7. t_{POWER} gives the minimum amount of time that the power supply should be at typical V_{CC} values until the first memory access can be performed.
8. t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (c) of "AC Test Loads and Waveforms [5]" on page 4. Transition is measured when the outputs enter a high impedance state.
9. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.
10. This parameter is guaranteed by design and is not tested.
11. The internal write time of the memory is defined by the overlap of $\overline{CE}$ and $\overline{WE}$ LOW. $\overline{CE}$ and $\overline{WE}$ must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.

## Data Retention Characteristics (Over the Operating Range)

| Parameter	Description	Conditions	Min	Max	Unit
V_{DR}	V_{CC} for Data Retention		2.0		V
I_{CCDR}	Data Retention Current	$V_{CC} = V_{DR} = 2.0V$, $\overline{CE} \geq V_{CC} - 0.3V$, $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$		3	mA
t_{CDR} [4]	Chip Deselect to Data Retention Time		0		ns
t_R [13, 14]	Operation Recovery Time		t_{RC}		ns

Data Retention Waveform

Switching Waveforms

Read Cycle No.1 (Address Transition Controlled) [15, 16]

Read Cycle No. 2 ($\overline{OE}$ Controlled) [16, 17]


Notes

13. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \geq 50$ μs or stable at $V_{CC(min)} \geq 50$ μs.
14. $t_r \leq 3$ ns for all speeds.
15. Device is continuously selected, $\overline{OE}$ and $\overline{CE} = V_{IL}$.
16. $\overline{WE}$ is HIGH for read cycle.

Document #: 38-05459 Rev. *G

Switching Waveforms (continued)

Write Cycle No. 1 ($\overline{CE}$ Controlled) [18, 19]

**Write Cycle No. 2** ($\overline{WE}$ Controlled, $\overline{OE}$ HIGH During Write) [18, 19]

Notes
18. If $\overline{CE}$ goes HIGH simultaneously with $\overline{WE}$ going HIGH, the output remains in a high-impedance state.
19. Data IO is high impedance if $\overline{OE} = V_{IH}$.

Document #: 38-05459 Rev. *G

Switching Waveforms (continued)

Write Cycle No. 3 ($\overline{WE}$ Controlled, $\overline{OE}$ LOW) [12, 19]

Truth Table

| $\overline{CE}$	$\overline{OE}$	$\overline{WE}$	Input/Output	Mode	Power
H	X	X	High Z	Power-Down	Standby (I_{SB})
L	L	H	Data Out	Read	Active (I_{CC})
L	X	L	Data In	Write	Active (I_{CC})
L	H	H	High Z	Selected, Outputs Disabled	Active (I_{CC})

Document #: 38-05459 Rev. *G

[+] Feedback

Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C106D-10VXI	51-85032	28-pin (400-Mil) Molded SOJ (Pb-free)	Industrial
	CY7C1006D-10VXI	51-85031	28-pin (300-Mil) Molded SOJ (Pb-free)	

Ordering Code Definitions

```
CY  7  C  1  xx6  D  -  10  VX  I
```

Temperature Range:
I = Industrial

Package Type:
VX = 28-pin Molded SOJ (Pb-free)

Speed: 10 ns

D = C9, 90 nm Technology

xx6 = 06 or 006 = (400-Mil / 300-Mil) 1-Mbit density

1 = Fast Asynchronous SRAM family

Technology Code: C = CMOS

7 = SRAM

CY = Cypress

Please contact your local Cypress sales representative for availability of these parts.

Package Diagrams

Figure 1. 28-pin (300-Mil) Molded SOJ, 51-85031

NOTE :
1. JEDEC STD REF MO088
2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
   MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.006 in (0.152 mm) PER SIDE
3. DIMENSIONS IN INCHES $\frac{MIN.}{MAX.}$

51-85031 *D

Package Diagrams (continued)

Figure 2. 28-pin (400-Mil) Molded SOJ, 51-85032

NOTES :
1. PACKAGE WEIGHT : 1.24g
2. JEDEC REFERENCE : MS-027

51-85032 *D

All product and company names mentioned in this document may be the trademarks of their respective holders.

[+] Feedback

Document History Page

				Document Title: CY7C106D/CY7C1006D, 1-Mbit (256K x 4) Static RAM Document Number: 38-05459
REV.	**ECN NO.**	**Issue Date**	**Orig. of Change**	**Description of Change**
**	201560	See ECN	SWI	Advance information data sheet for C9 IPP
*A	233693	See ECN	RKF	I_{CC},I_{SB1},I_{SB2} Specs are modified as per EROS (Spec # 01-2165) Pb-free offering in the 'ordering information'
*B	262950	See ECN	RKF	Added T_{power} Spec in Switching Characteristics table Shaded 'Ordering Information'
*C	See ECN	See ECN	RKF	Reduced Speed bins to -10 and -12 ns
*D	560995	See ECN	VKN	Converted from Preliminary to Final Removed Commercial Operating range Removed 12 ns speed bin Added I_{CC} values for the frequencies 83MHz, 66MHz and 40MHz Updated Thermal Resistance table Updated Ordering Information table Changed Overshoot spec from $V_{CC}+2V$ to $V_{CC}+1V$ in footnote #3
*E	802877	See ECN	VKN	Changed I_{CC} spec from 60 mA to 80 mA for 100MHz, 55 mA to 72 mA for 83MHz, 45 mA to 58 mA for 66MHz, 30 mA to 37 mA for 40MHz
*F	2898399	03/24/2010	AJU	Updated Package Diagrams
*G	3104943	12/08/2010	AJU	Added Ordering Code Definitions.