CY7C1051H Automotive

8-Mbit (512K × 16) Static RAM

Features

- Temperature ranges
  - Automotive-E: –40 °C to +125 °C
  - Automotive-A: –40 °C to +85 °C
- High speed
  - t_{AA} = 10 ns
- Low active and standby currents
  - I_{CC} = 90 mA typical
  - I_{SB2} = 20 mA typical
- 1.0 V data retention
- Automatic power-down when deselected
- Transistor-transistor logic (TTL)-compatible inputs and outputs
- Easy memory expansion with $\overline{CE}$ and $\overline{OE}$ features
- Available in Pb-free 44-pin thin small outline package (TSOP) II and 48-ball very fine-pitch ball grid array (VFBGA) package

Functional Description

The CY7C1051H[1] is a high-performance CMOS fast static RAM automotive part with embedded ECC.

To write to the device, take Chip Enable ($\overline{CE}$) and Write Enable ($\overline{WE}$) inputs LOW. If Byte LOW Enable ($\overline{BLE}$) is LOW, then data from I/O pins (I/O_0–I/O_7), is written into the location specified on the address pins (A_0–A_{18}). If Byte HIGH Enable ($\overline{BHE}$) is LOW, then data from I/O pins (I/O_8–I/O_{15}) is written into the location specified on the address pins (A_0–A_{18}).

To read from the device, take Chip Enable ($\overline{CE}$) and Output Enable ($\overline{OE}$) LOW while forcing the Write Enable ($\overline{WE}$) HIGH. If Byte LOW Enable ($\overline{BLE}$) is LOW, then data from the memory location specified by the address pins appears on I/O_0–I/O_7. If Byte HIGH Enable ($\overline{BHE}$) is LOW, then data from memory appears on I/O_8 to I/O_{15}. See the Truth Table on page 11 for a complete description of read and write modes.

The input/output pins (I/O_0–I/O_{15}) are placed in a high-impedance state when the device is deselected ($\overline{CE}$ HIGH), the outputs are disabled ($\overline{OE}$ HIGH), the $\overline{BHE}$ and $\overline{BLE}$ are disabled ($\overline{BHE}$, $\overline{BLE}$ HIGH), or a write operation ($\overline{CE}$ LOW, and $\overline{WE}$ LOW) is in progress.

The CY7C1051H is available in 44-pin TSOP II and 48-ball VFBGA package.

Logic Block Diagram – CY7C1051H



Note
1. This device does not support automatic write-back on error detection.

Contents

Pin Configurations

Figure 1. 44-pin TSOP II pinout



Figure 2. 48-ball FBGA pinout (Top View) [2]



Product Portfolio

Product	Range	V_{CC} Range (V)	Speed (ns)	Power Dissipation			
				Operating I_{CC}, (mA) f = f_{max}		Standby, I_{SB2} (mA)	
				Typ [3]	Max	Typ [3]	Max
CY7C1051H	Automotive-A	2.2 V–3.6 V	10	90	110	20	30
	Automotive-E				160		50

Notes
2. NC pins are not connected on the die.
3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), T_A = 25 °C.

Maximum Ratings

Exceeding the maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage temperature ..... –65 °C to +150 °C

Ambient temperature with power applied ..... –55 °C to +125 °C

Supply voltage on V_{CC} to relative GND [4] .....–0.5 V to +4.6 V

DC voltage applied to outputs in high-Z state [4] ..... –0.3 V to V_{CC} + 0.3 V

DC input voltage [4] ..... –0.3 V to V_{CC} + 0.3 V

Current into outputs (LOW) ..... 20 mA

Static discharge voltage (per MIL-STD-883, Method 3015) ..... > 2001 V

Latch-up current ..... > 200 mA

Operating Range

Range	Ambient Temperature	V_{CC}
Automotive-A	–40 °C to +85 °C	2.2 V to 3.6 V
Automotive-E	–40 °C to +125 °C	

DC Electrical Characteristics

Over the Operating Range

Parameter	Description		Test Conditions	Automotive-A		Automotive-E		Unit
				Min	Max	Min	Max	
V_{OH}	Output HIGH voltage	2.2 V to 2.7 V	V_{CC} = Min, I_{OH} = –1.0 mA	2	–	2	–	V
		2.7 V to 3.6 V	V_{CC} = Min, I_{OH} = –4.0 mA	2.2	–	2.2	–	V
V_{OL}	Output LOW voltage	2.2 V to 2.7 V	V_{CC} = Min, I_{OL} = 2 mA	–	0.4	–	0.4	V
		2.7 V to 3.6 V	V_{CC} = Min, I_{OL} = 8 mA	–	0.4	–	0.4	V
V_{IH}	Input HIGH voltage	2.2 V to 2.7 V	–	2	V_{CC} + 0.3	2	V_{CC} + 0.3	V
		2.7 V to 3.6 V	–	2	V_{CC} + 0.3	2	V_{CC} + 0.3	V
V_{IL}	Input LOW voltage [4]	2.2 V to 2.7 V	–	–0.3	0.6	–0.3	0.6	V
		2.7 V to 3.6 V	–	–0.3	0.8	–0.3	0.8	V
I_{IX}	Input leakage current		GND ≤ V_{IN} ≤ V_{CC}	–1	+1	–5	+5	µA
I_{OZ}	Output leakage current		GND ≤ V_{OUT} ≤ V_{CC}, Output disabled	–1	+1	–5	+5	µA
I_{CC}	Operating supply current		V_{CC} = Max, I_{OUT} = 0 mA, CMOS levels, f = f_{MAX} = $1/t_{RC}$	–	110	–	160	mA
I_{SB1}	Automatic CE power down current – TTL inputs		Max V_{CC}, $\overline{CE}$ ≥ V_{IH}, V_{IN} ≥ V_{IH} or V_{IN} ≤ V_{IL}, f = f_{MAX}	–	40	–	60	mA
I_{SB2}	Automatic CE power down current – CMOS inputs		Max V_{CC}, $\overline{CE}$ ≥ V_{CC} – 0.2 V, V_{IN} ≥ V_{CC} – 0.2 V or V_{IN} ≤ 0.2 V, f = 0	–	30	–	50	mA

Note

4. $V_{IL(min)}$ = –2.0 V and $V_{IH(max)}$ = V_{CC} + 2 V for pulse durations of less than 2 ns.

Capacitance

Parameter [5]	Description	Test Conditions	Max	Unit
C_{IN}	Input capacitance	T_A = 25 °C, f = 1 MHz, V_{CC} = 3.3 V	10	pF
C_{OUT}	I/O capacitance		10	pF

Thermal Resistance

Parameter [5]	Description	Test Conditions	44-pin TSOP II Package	48-ball VFBGA Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	66.96	31.50	°C/W
Θ_{JC}	Thermal resistance (junction to case)		12.66	15.75	°C/W

AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms[6]



Parameters	3.0 V	Unit
R1	317	Ω
R2	351	Ω
V_{TH}	1.5	V
V_{HIGH}	3	V

Notes
5. Tested initially and after any design or process changes that may affect these parameters.
6. Full device AC operation assumes a 100-µs ramp time from 0 to $V_{CC(min)}$ and 100-µs wait time after V_{CC} stabilization.

Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Max	Unit
V_{DR}	V_{CC} for data retention	–	1.0	–	V
I_{CCDR}	Data retention current	$V_{CC} = V_{DR}$, $\overline{CE} \geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V	–	50	mA
t_{CDR}[7]	Chip deselect to data retention time	–	0	–	ns
t_R[8]	Operation recovery time	$V_{CC} \geq 2.2$ V	10	–	ns

Data Retention Waveform

Figure 4. Data Retention Waveform



Notes
7. Tested initially and after any design or process changes that may affect these parameters.
8. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} \geq 100$ µs or stable at $V_{CC(min.)} \geq 100$ µs.

AC Switching Characteristics

Over the Operating Range

Parameter [9]	Description	-10		Unit
		Min	Max	
Read Cycle				
t_{power} [10]	V_{CC}(typical) to the First Access	100	–	µs
t_{RC}	Read Cycle Time	10	–	ns
t_{AA}	Address to Data Valid	–	10	ns
t_{OHA}	Data Hold from Address Change	3	–	ns
t_{ACE}	$\overline{CE}$ LOW to Data Valid	–	10	ns
t_{DOE}	$\overline{OE}$ LOW to Data Valid	–	5	ns
t_{LZOE}	$\overline{OE}$ LOW to Low Z [11]	0	–	ns
t_{HZOE}	$\overline{OE}$ HIGH to High Z [11, 12]	–	5	ns
t_{LZCE}	$\overline{CE}$ LOW to Low Z [11]	3	–	ns
t_{HZCE}	$\overline{CE}$ HIGH to High Z [11, 12]	–	5	ns
t_{PU}	$\overline{CE}$ LOW to Power Up [13]	0	–	ns
t_{PD}	$\overline{CE}$ HIGH to Power Down [13]	–	10	ns
t_{DBE}	Byte Enable to Data Valid	–	5	ns
t_{LZBE}	Byte Enable to Low Z [11]	0	–	ns
t_{HZBE}	Byte Disable to High Z [11, 12]	–	6	ns
Write Cycle [14, 15]				
t_{WC}	Write Cycle Time	10	–	ns
t_{SCE}	$\overline{CE}$ LOW to Write End	7	–	ns
t_{AW}	Address Setup to Write End	7	–	ns
t_{HA}	Address Hold from Write End	0	–	ns
t_{SA}	Address Setup to Write Start	0	–	ns
t_{PWE}	$\overline{WE}$ Pulse Width	7	–	ns
t_{SD}	Data Setup to Write End	5	–	ns
t_{HD}	Data Hold from Write End	0	–	ns
t_{LZWE}	$\overline{WE}$ HIGH to Low Z [11]	3	–	ns
t_{HZWE}	$\overline{WE}$ LOW to High Z [11, 12]	–	5	ns
t_{BW}	Byte Enable to End of Write	7	–	ns

Notes

9. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
10. t_{POWER} gives the minimum amount of time that the power supply must be at typical V_{CC} values until the first memory access can be performed.
11. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, t_{HZBE} is less than t_{LZBE}, and t_{HZWE} is less than t_{LZWE} for any device.
12. t_{HZOE}, t_{HZCE}, t_{HZBE} and t_{HZWE} are specified with a load capacitance of 5 pF as in part (d) of Figure 3 on page 5.Transition is measured when the outputs enter a high impedance state.
13. These parameters are guaranteed by design and are not tested.
14. The internal write time of the memory is defined by the overlap of $\overline{CE}$ LOW, and $\overline{WE}$ LOW. $\overline{CE}$ and $\overline{WE}$ must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data setup and hold timing must refer to the leading edge of the signal that terminates the write.
15. The minimum write cycle time for Write Cycle No. 3 ($\overline{WE}$ Controlled, $\overline{OE}$ LOW) is the sum of t_{HZWE} and t_{SD}.

Switching Waveforms

Figure 5. Read Cycle No. 1 [16, 17]



Figure 6. Read Cycle No. 2 ($\overline{OE}$ Controlled) [17, 18]



Notes
16. Device is continuously selected. $\overline{OE}$, $\overline{CE}$ = V_{IL}, $\overline{BHE}$, $\overline{BLE}$, or both = V_{IL}.
17. $\overline{WE}$ is HIGH for Read cycle.
18. Address valid before or coincident with $\overline{CE}$ transition LOW.

Switching Waveforms(continued)

Figure 7. Write Cycle No. 1 ($\overline{CE}$ Controlled) [19, 20, 21]



Figure 8. Write Cycle No. 2 ($\overline{BLE}$ or $\overline{BHE}$ Controlled) [19, 20, 21]



Notes

19. The internal write time of the memory is defined by the overlap of $\overline{WE}$ = V_{IL}, $\overline{CE}$ = V_{IL}, and $\overline{BHE}$ or $\overline{BLE}$ = V_{IL}. These signals must be LOW to initiate a write and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
20. Data I/O is in high-impedance state if $\overline{CE}$ = V_{IH}, or $\overline{OE}$ = V_{IH} or $\overline{BHE}$, and/or $\overline{BLE}$ = V_{IH}.
21. During this period, the I/Os are in output state. Do not apply input signals.

Switching Waveforms(continued)

Figure 9. Write Cycle No. 3 (WE Controlled, OE LOW) [22, 23, 24, 25]



Figure 10. Write Cycle No. 4 (WE Controlled) [23, 24]



Notes

22. The minimum write pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be sum of t_{HZWE} and t_{SD}.
23. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE = V_{IL}, and BHE or BLE = V_{IL}. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
24. Data I/O is in high impedance state if CE = V_{IH}, or OE = V_{IH} or BHE, and/or BLE = V_{IH}.
25. During this period the I/Os are in output state. Do not apply input signals.

Truth Table

The truth table is as follows [26]:

$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	BLE	BHE	$I/O_0–I/O_7$	$I/O_8–I/O_{15}$	Mode	Power
H	X	X	X	X	High-Z	High-Z	Power Down	Standby (I_{SB})
L	L	H	L	L	Data Out	Data Out	Read All Bits	Active (I_{CC})
L	L	H	L	H	Data Out	High-Z	Read Lower Bits Only	Active (I_{CC})
L	L	H	H	L	High-Z	Data Out	Read Upper Bits Only	Active (I_{CC})
L	X	L	L	L	Data In	Data In	Write All Bits	Active (I_{CC})
L	X	L	L	H	Data In	High-Z	Write Lower Bits Only	Active (I_{CC})
L	X	L	H	L	High-Z	Data In	Write Upper Bits Only	Active (I_{CC})
L	H	H	X	X	High-Z	High-Z	Selected, Outputs Disabled	Active (I_{CC})

Note
26. The input voltage levels on signals with value X should be either at V_{IH} or V_{IL}.

Ordering Information

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type	Operating Range
10	2.2 V–3.6 V	CY7C1051H30-10ZSXA	51-85087	44-pin TSOP II (Pb-free)	Automotive-A
		CY7C1051H30-10BV1XE	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm) (Pb-free)	Automotive-E
		CY7C1051H30-10ZSXE	51-85087	44-pin TSOP II (Pb-free)	

Ordering Code Definitions



Package Diagram

Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H

Package Diagram(continued)

Figure 12. 44-pin TSOP Z44-II Package Outline, 51-85087



51-85087 *E

Acronyms

Table 1. Acronyms Used in this Document

Acronym	Description
$\overline{BHE}$	Byte High Enable
$\overline{BLE}$	Byte Low Enable
$\overline{CE}$	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
$\overline{OE}$	Output Enable
SRAM	Static Random Access Memory
TTL	Transistor-Transistor Logic
VFBGA	Very Fine-Pitch Ball Grid Array
$\overline{WE}$	Write Enable

Document Conventions

Units of Measure

Table 2. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
µA	microampere
µs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY7C1051H Automotive, 8-Mbit (512K × 16) Static RAM Document Number: 001-87624				
Revision	**ECN**	**Orig. of Change**	**Submission Date**	**Description of Change**
*C	4961297	NILE	10/13/2015	Changed status from Preliminary to Final.
*D	5303970	VINI	06/10/2016	Added Automotive-A Temperature Range related information in all instances across the document. Added 44-pin TSOP II Package related information in all instances across the document. Updated Ordering Information: Updated part numbers. Updated Package Diagram: Added spec 51-85087 *E. Updated to new template. Completing Sunset Review.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC®Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support