

# 16-Mbit (2 M words × 8 bit) Static RAM with Error-Correcting Code (ECC)

#### **Features**

- High speed
  - $\Box$   $t_{AA} = 10 \text{ ns}$
- Embedded error-correcting code (ECC) for single-bit error correction
- Low active and standby currents
  - □ I<sub>CC</sub> = 90 mA typical at 100 MHz
  - $\square$  I<sub>SB2</sub> = 20 mA typical
- Operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V
- 1.0-V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- ERR pin to indicate 1-bit error detection and correction
- Available in Pb-free 54-pin TSOP II, and 48-ball VFBGA packages

### **Functional Description**

The CY7C1069G and CY7C1069GE are dual chip enable high-performance CMOS fast static RAM devices with embedded ECC. The CY7C1069G device is available in standard pin configurations. The CY7C1069GE device includes a single bit error indication pin (ERR) that signals the host

processor in the case of an ECC error-detection and correction event.

To write to the device, take Chip Enables  $(\overline{CE}_1 \text{ LOW})$  and  $CE_2 \text{ HIGH}$ ) and Write Enable  $(\overline{WE})$  input LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>20</sub>).

To read from the device, take <u>Chip Enables</u> ( $\overline{CE}_1$  LOW and  $\overline{CE}_2$  HIGH) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable ( $\overline{WE}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins. See Truth Table – CY7C1069G / CY7C1069GE on page 14 for a complete description of Read and Write modes. The input and output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high impedance state when the device is <u>de</u>selected ( $\overline{CE}_1$  HIGH or  $\overline{CE}_2$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}_1$  LOW,  $\overline{CE}_2$  HIGH, and  $\overline{WE}$  LOW).

On CY7C1069GE devices, the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = High) <sup>[1]</sup>.

All I/Os (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high impedance state when the device is deselected ( $\overline{CE}_1$  HIGH or  $\overline{CE}_2$  LOW), and control signals are de-asserted ( $\overline{CE}_1$  /  $\overline{CE}_2$ ,  $\overline{OE}$ ,  $\overline{WE}$ ). CY7C1069G and CY7C1069GE devices are available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout, and in a 48-ball VFBGA package.


For a complete list of related documentation, here.

Note


<sup>1.</sup> Automatic write back on error detection feature is not supported in this device.



# Logic Block Diagram - CY7C1069G



# Logic Block Diagram - CY7C1069GE





### Contents

Pin Configurations	4
Product Portfolio	6
Maximum Ratings	7
Operating Range	
DC Electrical Characteristics	
Capacitance	8
Thermal Resistance	8
AC Test Loads and Waveforms	8
Data Retention Characteristics	9
Data Retention Waveform	9
AC Switching Characteristics	10
Switching Waveforms	
Truth Table - CY7C1069G / CY7C1069GE	
FRR Output - CY7C1069GF	14

Colodo to to to to consider	4.5
Ordering Information	15
Ordering Code Definitions	15
Package Diagrams	16
Acronyms	18
Document Conventions	18
Units of Measure	18
Document History Page	19
Sales, Solutions, and Legal Information	20
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	20
Cypress Developer Community	20
Technical Support	



# **Pin Configurations**

Figure 1. 54-pin TSOP II pinout (Top View) - CY7C1069G [2]





Figure 2. 54-pin TSOP II pinout (Top View) – CY7C1069GE [2, 3]



#### Note

- 2. NC pins are not connected on the die.
- 3. ERR is an Output pin. If not used, this pin should be left floating.



# Pin Configurations (continued)

Figure 3. 48-ball VFBGA pinout (Top View) – CY7C1069G [4]





Figure 4. 48-ball VFBGA pinout (Top View) – CY7C1069GE [4, 5]



#### Note

- 4. NC pins are not connected on the die.5. ERR is an Output pin. If not used, this pin should be left floating.



# **Product Portfolio**

						Power Dis	ssipation	
Product	Features and Options (see the Pin	Range	V <sub>CC</sub> Range (V)	Speed	Operating $I_{CC}$ , (mA) $f = f_{max}$ Standby		Standby, leps (mA)	
Floudet	Configurations section)	Kange	VCC Kange (V)	(ns)				
					<b>Typ</b> <sup>[6]</sup>	Max	Typ <sup>[6]</sup>	Max
CY7C1069G18	Dual-chip enable	Industrial	1.65 V-2.2 V	15	70	80	20	30
CY7C1069G30			2.2 V-3.6 V	10	90	110		
CY7C1069G			4.5 V–5.5 V	10	90	110		
CY7C1069GE18	Dual-chip enable and ERR		1.65 V-2.2 V	15	70	80		
CY7C1069GE30	output		2.2 V-3.6 V	10	90	110		
CY7C1069GE			4.5 V–5.5 V	10	90	110		

<sup>6.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25 °C.



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Ambient temperature with

power applied .......55 °C to +125 °C Supply voltage on V<sub>CC</sub>

relative to GND .....-0.5 V to +6.0 V

DC voltage applied to outputs in High Z State  $^{[7]}$  .....-0.5 V to V $_{\rm CC}$  + 0.5 V

DC input voltage  $^{[7]}$  .....-0.5 V to  $V_{CC}$  + 0.5 V

Current into outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	>2001 V
Latch up current	> 140 mA

# **Operating Range**

Grade	Ambient Temperature	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

#### **DC Electrical Characteristics**

Over the Operating Range of -40 °C to 85 °C

D	B		Total Comp Pil	Took Constitions		10 ns / 15 ns			
Parameter	Desc	cription	Test Conditions		Min	Typ <sup>[8]</sup>	Max	Unit	
V <sub>OH</sub>	Output HIGH	1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 m/	A	1.4	_	_	V	
	voltage	2.2 V to 2.7 V	$V_{CC} = Min, I_{OH} = -1.0 m_A$	A	2.0	_	_		
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 m/	A	2.2	-	_	•	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 m/	A	2.4	_	_	•	
		4.5 V to 5.5 V	$V_{CC} = Min, I_{OH} = -0.1 m_{\odot}$	A	V <sub>CC</sub> – 0.4 <sup>[9]</sup>	_	_		
V <sub>OL</sub>	Output LOW	1.65 V to 2.2 V	$V_{CC} = Min, I_{OL} = 0.1 mA$		-	_	0.2	V	
	voltage	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2 mA		-	_	0.4	•	
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA		-	_	0.4	7	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA		-	_	0.4	•	
V <sub>IH</sub>	Input HIGH	1.65 V to 2.2 V	-		1.4	_	V <sub>CC</sub> + 0.2	V	
	voltage	2.2 V to 2.7 V			2.0	_	V <sub>CC</sub> + 0.3		
		2.7 V to 3.6 V	-		2.0	_	V <sub>CC</sub> + 0.3		
		4.5 V to 5.5 V	-		2.2	_	V <sub>CC</sub> + 0.5	•	
V <sub>IL</sub>	Input LOW voltage [7]	1.65 V to 2.2 V	-	-0.2	_	0.4	V		
	voltage [/]	2.2 V to 2.7 V	-		-0.3	-	0.6	]	
		2.7 V to 3.6 V	-		-0.3	_	0.8		
		4.5 V to 5.5 V	_		-0.5	_	0.8		
I <sub>IX</sub>	Input leakage c	urrent	$GND \le V_{IN} \le V_{CC}$		-1.0	_	+1.0	μΑ	
l <sub>OZ</sub>	Output leakage	current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output disabled		-1.0	_	+1.0	μΑ	
I <sub>CC</sub>	Operating supp	ly current	V <sub>CC</sub> = Max,	f = 100 MHz	-	90.0	110.0	mA	
			I <sub>OUT</sub> = 0 mA, CMOS levels	f = 66.7 MHz	_	70.0	80.0		
I <sub>SB1</sub>	Automatic CE power down current – TTL inputs		$ \begin{array}{c} \text{Max V}_{CC}, \overline{CE} \geq V_{IH}^{[10]}, \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \text{ f} = \end{array} $		_	-	40.0	mA	
I <sub>SB2</sub>	Automatic CE p – CMOS inputs	ower down current	$\begin{array}{c} \text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.2 \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \end{array}$	2 V <sup>[10]</sup> , ≤ 0.2 V, f = 0	_	20.0 [8]	30.0	mA	

Document Number: 001-81539 Rev. \*H

<sup>7.</sup> V<sub>IL(min)</sub> = -2.0 V and V<sub>IH(max)</sub> = V<sub>CC</sub> + 2 V for pulse durations of less than 2 ns.

8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V-2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V-3.6 V), and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V-5.5 V), T<sub>A</sub> = 25 °C.

9. This parameter is guaranteed by design and is not tested.

10. For all dual chip enable devices, CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH.



# Capacitance


Parameter [11]	Description	Test Conditions	54-pin TSOP II	48-ball VFBGA	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	10	10	pF
C <sub>OUT</sub>	I/O capacitance		10	10	pF

# **Thermal Resistance**

Parameter [11]	Description	Test Conditions	54-pin TSOP II	48-ball VFBGA	Unit
- JA		Still air, soldered on a 3 $\times$ 4.5 inch, four layer printed circuit board	93.63	31.50	°C/W
- 30	Thermal resistance (junction to case)		21.58	15.75	°C/W

### **AC Test Loads and Waveforms**

Figure 5. AC Test Loads and Waveforms [12]



Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	Ω
R2	1538	351	351	Ω
$V_{TH}$	0.9	1.5	1.5	V
V <sub>HIGH</sub>	1.8	3	3	V

<sup>11.</sup> Tested initially and after any design or process changes that may affect these parameters.

<sup>12.</sup> Full device AC operation assumes a 100- $\mu$ s ramp time from 0 to  $V_{CC}$ (min) and 100- $\mu$ s wait time after  $V_{CC}$  stabilization.




### **Data Retention Characteristics**

Over the Operating Range of -40 °C to 85 °C

Parameter	Description	Conditions	Min	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention	_	1.0	_	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = V_{DR}, \overline{CE} \ge V_{CC} - 0.2 \text{ V}^{[13]}, \ V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	-	30.0	mA
t <sub>CDR</sub> <sup>[14]</sup>	Chip deselect to data retention time	_	0	-	ns
t <sub>R</sub> <sup>[14,15]</sup>	Operation recovery time	V <sub>CC</sub> ≥ 2.2 V	10.0	ı	ns
		V <sub>CC</sub> < 2.2 V	15.0	-	ns

# **Data Retention Waveform**

Figure 6. Data Retention Waveform [13]



<sup>13.</sup> For all dual chip enable devices, CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH.

 <sup>14.</sup> This parameter is guaranteed by design and is not tested.
 15. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 100 μs or stable at V<sub>CC(min.)</sub> ≥ 100 μs.



# **AC Switching Characteristics**

Over the Operating Range of -40 °C to 85 °C

Parameter [16]	Description	10	ns	15 ns		l lmit
Parameter [10]	Description	Min	Max	Min	Max	Unit
Read Cycle				•	•	
t <sub>POWER</sub>	V <sub>CC</sub> stable to first access <sup>[17,22]</sup>	100.0	_	100.0	_	μs
t <sub>RC</sub>	Read cycle time	10.0	_	15.0	_	ns
t <sub>AA</sub>	Address to data / ERR valid	_	10.0	_	15.0	ns
t <sub>OHA</sub>	Data / ERR hold from address change	3.0	_	3.0	_	ns
t <sub>ACE</sub>	CE LOW to data / ERR valid [18]	_	10.0	_	15.0	ns
t <sub>DOE</sub>	OE LOW to data / ERR valid	_	5.0	_	8.0	ns
t <sub>LZOE</sub>	OE LOW to low Z [19, 20, 21]	0	_	1.0	_	ns
t <sub>HZOE</sub>	OE HIGH to high Z [19, 20, 21]	_	5.0	_	8.0	ns
t <sub>LZCE</sub>	CE LOW to low Z [18, 19, 20, 21]	3.0	_	3.0	_	ns
t <sub>HZCE</sub>	CE HIGH to high Z [18, 19, 20, 21]	_	5.0	_	8.0	ns
t <sub>PU</sub>	CE LOW to power-up [18, 22]	0	_	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down [18, 22]	_	10.0	_	15.0	ns
Write Cycle [2	3, 24]					
t <sub>WC</sub>	Write cycle time	10.0	_	15.0	_	ns
t <sub>SCE</sub>	CE LOW to write end [18]	7.0	_	12.0	_	ns
t <sub>AW</sub>	Address setup to write end	7.0	_	12.0	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	0	_	ns
t <sub>PWE</sub>	WE pulse width	7.0	_	12.0	_	ns
t <sub>SD</sub>	Data setup to write end	5.0	_	8.0	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low Z [19, 20, 21]	3.0	_	3.0	_	ns
t <sub>HZWE</sub>	WE LOW to high Z [19, 20, 21]	_	5.0	_	8.0	ns

#### Notes

Document Number: 001-81539 Rev. \*H

<sup>16.</sup> Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V<sub>CC</sub> ≥ 3 V) and V<sub>CC</sub>/2 (for V<sub>CC</sub> < 3 V), and input pulse levels of 0 to 3 V (for V<sub>CC</sub> ≥ 3 V) and 0 to V<sub>CC</sub> (for V<sub>CC</sub> < 3V). Test conditions for the read cycle use output loading shown in part (a) of Figure 5 on page 8, unless specified otherwise.

 $<sup>17.\,</sup>t_{\hbox{POWER}} \hbox{ gives minimum amount of time that the power supply is at stable $V_{\hbox{CC}}$ until first memory access is performed.}$ 

<sup>18.</sup> For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}_1$  is HIGH.

 $<sup>19.\</sup> t_{HZOE}, t_{HZCE}, t_{HZWE}, t_{LZOE}, t_{LZCE}, \text{and } t_{LZWE} \text{ are specified with a load capacitance of 5 pF as in (b) of Figure 5 on page 8.} \\ Transition is measured \pm 200 \, mV \text{ from steady state voltage.} \\$ 

<sup>20.</sup> At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, t<sub>HZOE</sub> is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.

<sup>21.</sup> Tested initially and after any design or process changes that may affect these parameters.

<sup>22.</sup> These parameters are guaranteed by design and are not tested.

<sup>23.</sup> The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{\parallel}$ ,  $\overline{CE} = V_{\parallel}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

<sup>24.</sup> The minimum write pulse width for write cycle No.2 (WE Controlled, OE LOW) should be sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



# **Switching Waveforms**

Figure 7. Read Cycle No. 1 of CY7C1069G (Address Transition Controlled)  $^{[25,\,26]}$ 





Figure 8. Read Cycle No. 2 of CY7C1069GE (Address Transition Controlled)  $^{[25,\ 26]}$ 




<sup>25.</sup> The device is continuously selected,  $\overline{OE}$  =  $V_{IL}$ ,  $\overline{CE}$  =  $V_{IL}$ . 26.  $\overline{WE}$  is HIGH for read cycle.



# Switching Waveforms (continued)

Figure 9. Read Cycle No. 3 (OE Controlled, WE HIGH) [27, 28, 29]



<sup>27.</sup>  $\underline{\text{For all dual chip}}$  enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.

<sup>28.</sup>  $\overline{\text{WE}}$  is HIGH for read cycle.

<sup>29.</sup> Address valid prior to or coincident with  $\overline{\text{CE}}$  LOW transition.



# Switching Waveforms (continued)

Figure 10. Write Cycle No. 1 ( $\overline{\text{CE}}$  Controlled)  $^{[30,\ 31,\ 32]}$ 





Figure 11. Write Cycle No. 2 (WE Controlled,  $\overline{\text{OE}}$  Low)  $^{[30,\ 31,\ 32,\ 34]}$ 



- 30. For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW,  $\overline{CE}$  is HIGH.
- 31. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{\parallel}$ ,  $\overline{CE} = V_{\parallel}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 32. Data I/O is in high impedance state if  $\overline{\text{CE}} = \text{V}_{\text{IH}}$ , or  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ . 33. During this time I/O are in output put state. Do not apply input signals.
- 34. The minimum write cycle width should be sum of  $t_{HZWE}$  and  $t_{SD}$ ,



# Truth Table - CY7C1069G / CY7C1069GE

CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	I/O <sub>0</sub> -I/O <sub>7</sub>	Mode	Power
Н	X <sup>[35]</sup>	X <sup>[35]</sup>	X <sup>[35]</sup>	High Z	Power-down	Standby (I <sub>SB</sub> )
X <sup>[35]</sup>	L	X <sup>[35]</sup>	X <sup>[35]</sup>	High Z	Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Н	Data out	Read all bits	Active (I <sub>CC</sub> )
L	Н	X <sup>[35]</sup>	L	Data in	Write all bits	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )

# ERR Output - CY7C1069GE

Output [36]	Mode		
0	0 Read Operation, no single bit error in the stored data.		
1	1 Read Operation, single bit error detected and corrected.		
High Z Device deselected or Outputs disabled or Write Operation			


 $<sup>\</sup>label{eq:Note} \textbf{35.}$  The input voltage levels on these pins should be either at V<sub>IH</sub> or V<sub>IL</sub>. 36. ERR is an Output pin.If not used, this pin should be left floating.



# **Ordering Information**

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (All Pb-free)	ERR Pin / Ball	Operating Range
10	2.2 V-3.6 V	CY7C1069G30-10BVXI	51-85150	48-ball VFBGA	No	Industrial
		CY7C1069G30-10ZSXI	51-85160	54-pin TSOP II	No	
		CY7C1069GE30-10ZSXI	51-85160		Yes	
	4.5 V–5.5 V	CY7C1069G-10BVXI	51-85150	48-ball VFBGA	No	
		CY7C1069G-10ZSXI	51-85160	54-pin TSOP II	No	


# **Ordering Code Definitions**





# **Package Diagrams**

Figure 12. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Z54-II Package Outline, 51-85160





51-85160 \*E



# Package Diagrams (continued)

Figure 13. 48-ball VFBGA (6 x 8 x 1.0 mm) BV48/BZ48 Package Outline, 51-85150





NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD)
posted on the Cypress web.

51-85150 \*H



# **Acronyms**

Acronym	Description			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
ŌĒ	Output Enable			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
TTL	Transistor-Transistor Logic			
VFBGA	Very Fine-Pitch Ball Grid Array			
WE	Write Enable			

# **Document Conventions**

# **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
μs	microsecond			
mA	milliampere			
mm	millimeter			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

Document Title: CY7C1069G/CY7C1069GE, 16-Mbit (2 M words × 8 bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-81539							
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change			
*H	4800609	NILE	07/31/2015	Changed status from Preliminary to Final.			



# Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC

Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

# **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

# **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2012-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.