



PRELIMINARY

CY7C1069G
CY7C1069GE

16-Mbit (2 M words × 8 bit) Static RAM with Error-Correcting Code (ECC)

Features

- High speed
 - $t_{AA} = 10$ ns
- Embedded error-correcting code (ECC) for single-bit error correction
- Low active and standby currents
 - $I_{CC} = 90$ mA typical at 100 MHz
 - $I_{SB2} = 20$ mA typical
- Operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V
- 1.0-V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- ERR pin to indicate 1-bit error detection and correction
- Available in Pb-free 54-pin TSOP II, and 48-ball VFBGA packages

Functional Description

The CY7C1069G and CY7C1069GE are dual chip enable high-performance CMOS fast static RAM devices with embedded ECC. The CY7C1069G device is available in standard pin configurations. The CY7C1069GE device includes a single bit error indication pin (ERR) that signals the host

processor in the case of an ECC error-detection and correction event.

To write to the device, take Chip Enables (\overline{CE}_1 LOW and CE_2 HIGH) and Write Enable (WE) input LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₂₀).

To read from the device, take Chip Enables (\overline{CE}_1 LOW and CE_2 HIGH) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins. See [Truth Table – CY7C1069G / CY7C1069GE on page 14](#) for a complete description of Read and Write modes. The input and output pins (I/O₀ through I/O₇) are placed in a high impedance state when the device is deselected (\overline{CE}_1 HIGH or CE_2 LOW), the outputs are disabled (\overline{OE} HIGH), or during a write operation (\overline{CE}_1 LOW, CE_2 HIGH, and WE LOW).

On CY7C1069GE devices, the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = High) ^[1].


All I/Os (I/O₀ through I/O₇) are placed in a high impedance state when the device is deselected (\overline{CE}_1 HIGH or CE_2 LOW), and control signals are de-asserted (\overline{CE}_1 / CE_2 , \overline{OE} , WE). CY7C1069G and CY7C1069GE devices are available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout, and in a 48-ball VFBGA package.

For a complete list of related documentation, [here](#).


Note

1. Automatic write back on error detection feature is not supported in this device.

Logic Block Diagram – CY7C1069G



Logic Block Diagram – CY7C1069GE



Contents

Pin Configurations	4	Ordering Information	15
Product Portfolio	6	Ordering Code Definitions	15
Maximum Ratings	7	Package Diagrams	16
Operating Range	7	Acronyms	18
DC Electrical Characteristics	7	Document Conventions	18
Capacitance	8	Units of Measure	18
Thermal Resistance	8	Document History Page	19
AC Test Loads and Waveforms	8	Sales, Solutions, and Legal Information	22
Data Retention Characteristics	9	Worldwide Sales and Design Support	22
Data Retention Waveform	9	Products	22
AC Switching Characteristics	10	PSoC® Solutions	22
Switching Waveforms	11	Cypress Developer Community	22
Truth Table – CY7C1069G / CY7C1069GE	14	Technical Support	22
ERR Output – CY7C1069GE	14		

Pin Configurations

Figure 1. 54-pin TSOP II pinout (Top View) – CY7C1069G [2]





Figure 2. 54-pin TSOP II pinout (Top View) – CY7C1069GE [2, 3]



Note

2. NC pins are not connected on the die.
3. ERR is an Output pin. If not used, this pin should be left floating.

Pin Configurations (continued)

Figure 3. 48-ball VFBGA pinout (Top View) – CY7C1069G [4]





Figure 4. 48-ball VFBGA pinout (Top View) – CY7C1069GE [4, 5]



Note

- 4. NC pins are not connected on the die.
- 5. ERR is an Output pin. If not used, this pin should be left floating.

Product Portfolio

Product	Features and Options (see the Pin Configurations section)	Range	V _{CC} Range (V)	Speed (ns)	Power Dissipation			
					Operating I _{CC} , (mA)		Standby, I _{SB2} (mA)	
					f = f _{max}			
				Typ ^[6]	Max	Typ ^[6]	Max	
CY7C1069G18	Dual-chip enable	Industrial	1.65 V–2.2 V	15	70	80	20	30
CY7C1069G30			2.2 V–3.6 V	10	90	110		
CY7C1069G			4.5 V–5.5 V	10	90	110		
CY7C1069GE18	Dual-chip enable and ERR output		1.65 V–2.2 V	15	70	80		
CY7C1069GE30			2.2 V–3.6 V	10	90	110		
CY7C1069GE			4.5 V–5.5 V	10	90	110		

Notes

6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature -65 °C to +150 °C

Ambient temperature with power applied -55 °C to +125 °C

Supply voltage on V_{CC} relative to GND -0.5 V to +6.0 V

DC voltage applied to outputs in High Z State ^[7] -0.5 V to V_{CC} + 0.5 V

DC input voltage ^[7] -0.5 V to V_{CC} + 0.5 V

Current into outputs (LOW) 20 mA

Static Discharge Voltage (MIL-STD-883, Method 3015) > 2001 V

Latch up current > 140 mA

Operating Range

Grade	Ambient Temperature	V _{CC}
Industrial	-40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

DC Electrical Characteristics

Over the Operating Range of -40 °C to 85 °C

Parameter	Description	Test Conditions	10 ns / 15 ns			Unit	
			Min	Typ ^[8]	Max		
V _{OH}	Output HIGH voltage	1.65 V to 2.2 V	V _{CC} = Min, I _{OH} = -0.1 mA	1.4	-	-	V
		2.2 V to 2.7 V	V _{CC} = Min, I _{OH} = -1.0 mA	2.0	-	-	
		2.7 V to 3.6 V	V _{CC} = Min, I _{OH} = -4.0 mA	2.2	-	-	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OH} = -4.0 mA	2.4	-	-	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OH} = -0.1 mA	V _{CC} - 0.4 ^[9]	-	-	
V _{OL}	Output LOW voltage	1.65 V to 2.2 V	V _{CC} = Min, I _{OL} = 0.1 mA	-	-	0.2	V
		2.2 V to 2.7 V	V _{CC} = Min, I _{OL} = 2 mA	-	-	0.4	
		2.7 V to 3.6 V	V _{CC} = Min, I _{OL} = 8 mA	-	-	0.4	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OL} = 8 mA	-	-	0.4	
V _{IH}	Input HIGH voltage	1.65 V to 2.2 V	-	1.4	-	V _{CC} + 0.2	V
		2.2 V to 2.7 V	-	2.0	-	V _{CC} + 0.3	
		2.7 V to 3.6 V	-	2.0	-	V _{CC} + 0.3	
		4.5 V to 5.5 V	-	2.2	-	V _{CC} + 0.5	
V _{IL}	Input LOW voltage ^[7]	1.65 V to 2.2 V	-	-0.2	-	0.4	V
		2.2 V to 2.7 V	-	-0.3	-	0.6	
		2.7 V to 3.6 V	-	-0.3	-	0.8	
		4.5 V to 5.5 V	-	-0.5	-	0.8	
I _{IX}	Input leakage current	GND ≤ V _{IN} ≤ V _{CC}		-1.0	-	+1.0	μA
I _{OZ}	Output leakage current	GND ≤ V _{OUT} ≤ V _{CC} , Output disabled		-1.0	-	+1.0	μA
I _{CC}	Operating supply current	V _{CC} = Max, I _{OUT} = 0 mA, CMOS levels	f = 100 MHz	-	90.0	110.0	mA
			f = 66.7 MHz	-	70.0	80.0	
I _{SB1}	Automatic CE power down current - TTL inputs	Max V _{CC} , $\overline{CE} \geq V_{IH}^{[10]}$, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX}		-	-	40.0	mA
I _{SB2}	Automatic CE power down current - CMOS inputs	Max V _{CC} , $\overline{CE} \geq V_{CC} - 0.2 V^{[10]}$, V _{IN} ≥ V _{CC} - 0.2 V or V _{IN} ≤ 0.2 V, f = 0		-	20.0 ^[8]	30.0	mA

Notes

- V_{IL(min)} = -2.0 V and V_{IH(max)} = V_{CC} + 2 V for pulse durations of less than 2 ns.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for V_{CC} range of 1.65 V-2.2 V), V_{CC} = 3 V (for V_{CC} range of 2.2 V-3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V-5.5 V), T_A = 25 °C.
- This parameter is guaranteed by design and is not tested.
- For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and CE₂. When \overline{CE}_1 is LOW and CE₂ is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE₂ is LOW, \overline{CE} is HIGH.

Capacitance


Parameter ^[11]	Description	Test Conditions	54-pin TSOP II	48-ball VFBGA	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz, V _{CC} = V _{CC(typ)}	10	10	pF
C _{OUT}	I/O capacitance		10	10	pF

Thermal Resistance

Parameter ^[11]	Description	Test Conditions	54-pin TSOP II	48-ball VFBGA	Unit
θ _{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 x 4.5 inch, four layer printed circuit board	93.63	31.50	°C/W
θ _{JC}	Thermal resistance (junction to case)		21.58	15.75	°C/W

AC Test Loads and Waveforms

Figure 5. AC Test Loads and Waveforms ^[12]



Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	Ω
R2	1538	351	351	Ω
V _{TH}	0.9	1.5	1.5	V
V _{HIGH}	1.8	3	3	V

Notes

- 11. Tested initially and after any design or process changes that may affect these parameters.
- 12. Full device AC operation assumes a 100-μs ramp time from 0 to V_{CC(min)} and 100-μs wait time after V_{CC} stabilization.


Data Retention Characteristics

Over the Operating Range of -40 °C to 85 °C

Parameter	Description	Conditions	Min	Max	Unit
V_{DR}	V_{CC} for data retention	-	1.0	-	V
I_{CCDR}	Data retention current	$V_{CC} = V_{DR}$, $\overline{CE} \geq V_{CC} - 0.2$ V [13], $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V	-	30.0	mA
$t_{CDR}^{[14]}$	Chip deselect to data retention time	-	0	-	ns
$t_R^{[14,15]}$	Operation recovery time	$V_{CC} \geq 2.2$ V	10.0	-	ns
		$V_{CC} < 2.2$ V	15.0	-	ns

Data Retention Waveform

Figure 6. Data Retention Waveform [13]



Notes

- 13. For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, \overline{CE} is HIGH.
- 14. This parameter is guaranteed by design and is not tested.
- 15. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} \geq 100$ μ s or stable at $V_{CC(min.)} \geq 100$ μ s.

AC Switching Characteristics

Over the Operating Range of -40 °C to 85 °C

Parameter ^[16]	Description	10 ns		15 ns		Unit
		Min	Max	Min	Max	
Read Cycle						
t _{POWER}	V _{CC} stable to first access ^[17,22]	100.0	–	100.0	–	μs
t _{RC}	Read cycle time	10.0	–	15.0	–	ns
t _{AA}	Address to data / ERR valid	–	10.0	–	15.0	ns
t _{OHA}	Data / ERR hold from address change	3.0	–	3.0	–	ns
t _{ACE}	\overline{CE} LOW to data / ERR valid ^[18]	–	10.0	–	15.0	ns
t _{DOE}	\overline{OE} LOW to data / ERR valid	–	5.0	–	8.0	ns
t _{LZOE}	\overline{OE} LOW to low Z ^[19, 20, 21]	0	–	1.0	–	ns
t _{HZOE}	\overline{OE} HIGH to high Z ^[19, 20, 21]	–	5.0	–	8.0	ns
t _{LZCE}	\overline{CE} LOW to low Z ^[18, 19, 20, 21]	3.0	–	3.0	–	ns
t _{HZCE}	\overline{CE} HIGH to high Z ^[18, 19, 20, 21]	–	5.0	–	8.0	ns
t _{PU}	\overline{CE} LOW to power-up ^[18, 22]	0	–	0	–	ns
t _{PD}	\overline{CE} HIGH to power-down ^[18, 22]	–	10.0	–	15.0	ns
Write Cycle ^[23, 24]						
t _{WC}	Write cycle time	10.0	–	15.0	–	ns
t _{SCE}	\overline{CE} LOW to write end ^[18]	7.0	–	12.0	–	ns
t _{AW}	Address setup to write end	7.0	–	12.0	–	ns
t _{HA}	Address hold from write end	0	–	0	–	ns
t _{SA}	Address setup to write start	0	–	0	–	ns
t _{PWE}	\overline{WE} pulse width	7.0	–	12.0	–	ns
t _{SD}	Data setup to write end	5.0	–	8.0	–	ns
t _{HD}	Data hold from write end	0	–	0	–	ns
t _{LZWE}	\overline{WE} HIGH to low Z ^[19, 20, 21]	3.0	–	3.0	–	ns
t _{HZWE}	\overline{WE} LOW to high Z ^[19, 20, 21]	–	5.0	–	8.0	ns

Notes

16. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V_{CC} ≥ 3 V) and V_{CC}/2 (for V_{CC} < 3 V), and input pulse levels of 0 to 3 V (for V_{CC} ≥ 3 V) and 0 to V_{CC} (for V_{CC} < 3 V). Test conditions for the read cycle use output loading shown in part (a) of Figure 5 on page 8, unless specified otherwise.
17. t_{POWER} gives minimum amount of time that the power supply is at stable V_{CC} until first memory access is performed.
18. For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and CE₂. When \overline{CE}_1 is LOW and CE₂ is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE₂ is LOW, \overline{CE} is HIGH.
19. t_{HZOE}, t_{HZCE}, t_{HZWE}, t_{LZOE}, t_{LZCE}, and t_{LZWE} are specified with a load capacitance of 5 pF as in (b) of Figure 5 on page 8. Transition is measured ±200 mV from steady state voltage.
20. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZBE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device.
21. Tested initially and after any design or process changes that may affect these parameters.
22. These parameters are guaranteed by design and are not tested.
23. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
24. The minimum write pulse width for write cycle No.2 (\overline{WE} controlled, \overline{OE} low) should be sum of t_{HZWE} and t_{SD}.

Switching Waveforms

Figure 7. Read Cycle No. 1 of CY7C1069G (Address Transition Controlled) [25, 26]





Figure 8. Read Cycle No. 2 of CY7C1069GE (Address Transition Controlled) [25, 26]




Notes

- 25. The device is continuously selected, $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$.
- 26. WE is HIGH for read cycle.

Switching Waveforms (continued)

Figure 9. Read Cycle No. 3 ($\overline{\text{OE}}$ Controlled, $\overline{\text{WE}}$ HIGH) [27, 28, 29]



Notes

27. For all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and CE_2 . When $\overline{\text{CE}}_1$ is LOW and CE_2 is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or CE_2 is LOW, $\overline{\text{CE}}$ is HIGH.

28. $\overline{\text{WE}}$ is HIGH for read cycle.

29. Address valid prior to or coincident with $\overline{\text{CE}}$ LOW transition.

Switching Waveforms (continued)

Figure 10. Write Cycle No. 1 ($\overline{\text{CE}}$ Controlled) [30, 31, 32]





Figure 11. Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ Low) [30, 31, 32, 34]



Notes

- 30. For all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and CE_2 . When $\overline{\text{CE}}_1$ is LOW and CE_2 is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or CE_2 is LOW, $\overline{\text{CE}}$ is HIGH.
- 31. The internal write time of the memory is defined by the overlap of $\overline{\text{WE}} = V_{IL}$, $\overline{\text{CE}} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 32. Data I/O is in high impedance state if $\overline{\text{CE}} = V_{IH}$ or $\overline{\text{OE}} = V_{IH}$.
- 33. During this time I/O are in output put state. Do not apply input signals.
- 34. The minimum write cycle width should be sum of t_{HZWE} and t_{SD} .

Truth Table – CY7C1069G / CY7C1069GE

\overline{CE}_1	CE_2	\overline{OE}	\overline{WE}	I/O ₀ -I/O ₇	Mode	Power
H	X ^[35]	X ^[35]	X ^[35]	High Z	Power-down	Standby (I _{SB})
X ^[35]	L	X ^[35]	X ^[35]	High Z	Power-down	Standby (I _{SB})
L	H	L	H	Data out	Read all bits	Active (I _{CC})
L	H	X ^[35]	L	Data in	Write all bits	Active (I _{CC})
L	H	H	H	High Z	Selected, outputs disabled	Active (I _{CC})

ERR Output – CY7C1069GE

Output ^[36]	Mode
0	Read Operation, no single bit error in the stored data.
1	Read Operation, single bit error detected and corrected.
High Z	Device deselected or Outputs disabled or Write Operation


Note

35. The input voltage levels on these pins should be either at V_{IH} or V_{IL}.

36. ERR is an Output pin. If not used, this pin should be left floating.


Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1069G-10ZSXI	51-85160	54-pin TSOP II (22.4 x 11.84 x 1.0 mm) Pb-free	Industrial
	CY7C1069G30-10ZSXI			
	CY7C1069GE30-10ZSXI			
	CY7C1069G-10BVXI	51-85150	48-ball VFBGA (6 x 8 x 1.0 mm) (Pb-free)	
	CY7C1069G30-10BVXI			

Ordering Code Definitions


Package Diagrams


Figure 12. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Z54-II Package Outline, 51-85160



51-85160 *E

Package Diagrams (continued)

Figure 13. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H

Acronyms

Acronym	Description
\overline{CE}	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
\overline{OE}	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
TTL	Transistor-Transistor Logic
VFBGA	Very Fine-Pitch Ball Grid Array
\overline{WE}	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY7C1069G/CY7C1069GE, 16-Mbit (2 M words x 8 bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-81539				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	3695815	TAVA	07/27/2012	New data sheet.
*A	3825270	MEMJ	11/30/2012	<p>Updated title to read as “CY7C1069G/CY7C1069GE, 16-Mbit (2 M words x 8 bit) Static RAM with Error-Correcting Code (ECC)”.</p> <p>Updated Features:</p> <ul style="list-style-type: none"> - Updated typical value of I_{CC} to 90 mA <p>Updated Logic Block Diagram – CY7C1069G.</p> <p>Updated Logic Block Diagram – CY7C1069GE.</p> <p>Updated Pin Configurations:</p> <ul style="list-style-type: none"> - Added Figure 2 (For CY7C1069GE pinout in 54-pin TSOP II package). <p>Updated Product Portfolio:</p> <ul style="list-style-type: none"> - Added typical values for I_{CC} at f = f_{max}. - Changed I_{CC} (max) to 110 mA. - Added I_{SB2} typical values. - Changed I_{SB2} (max) from 25 mA to 30 mA. <p>Updated Maximum Ratings:</p> <ul style="list-style-type: none"> - Changed latch up current limit from 200 mA to 140 mA (per JEDEC limits). <p>Updated DC Electrical Characteristics:</p> <ul style="list-style-type: none"> - Changed I_{CC} (max) from 100 mA to 110 mA for f = 100 MHz. - Changed I_{CC} (max) from 80 mA to 110 mA for f = 66.7 MHz. - Changed I_{SB1} (max) from 30 mA to 40 mA. - Changed I_{SB2} (max) from 25 mA to 30 mA. <p>Updated Capacitance:</p> <ul style="list-style-type: none"> - Changed C_{IN} and C_{OUT} values from 8 pF to 10 pF for 48-ball VFBGA package. - Changed C_{IN} value from 6 pF to 10 pF for 54-pin TSOP II package. - Changed C_{OUT} value from 8 pF to 10 pF for 54-pin TSOP II package. <p>Updated Thermal Resistance:</p> <ul style="list-style-type: none"> - Changed Theta JA value from 24.18 °C/W to 93.63 °C/W for 54-pin TSOP II package. - Changed Theta JA value from 28.37 °C/W to 31.50 °C/W for 48-ball VFBGA package. - Changed Theta JC value from 5.40 °C/W to 21.58 °C/W for 54-pin TSOP II package. - Changed Theta JC value from 5.79 °C/W to 15.75 °C/W for 48-ball VFBGA package. <p>Updated Data Retention Characteristics:</p> <ul style="list-style-type: none"> - Changed I_{CCDR} (max) from 25 mA to 30 mA. - Split test conditions for t_R parameter into two rows to cover multiple V_{CC} ranges. <p>Updated AC Switching Characteristics:</p> <ul style="list-style-type: none"> - Removed t_{power} parameter and its details. - Removed t_{LZBE}, t_{HZBE} parameters and their details. - Updated Note 19 and 23 for better clarity. - Removed Note 13 of ** Rev. <p>Updated Switching Waveforms:</p> <ul style="list-style-type: none"> - Updated Note 25 for better clarity - Updated “Read Cycle No. 2 (OE Controlled, \overline{WE} HIGH)” as one figure (Figure 9). - Updated Note 27 for better clarity. - Updated Note 29 to correct typos. - Updated Figure 10, Figure 11. - Updated Note 30, 31, 32 for better clarity. - Referred Note 31 in Figure 10 and Figure 11. - Removed Note 23 of ** Rev (captured in Note 32).

Document History Page (continued)

Document Title: CY7C1069G/CY7C1069GE, 16-Mbit (2 M words × 8 bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-81539				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*A (cont.)	3825270	MEMJ	11/30/2012	Updated ERR Output – CY7C1069GE . Updated Ordering Information (Updated part numbers). Updated Package Diagrams : - spec 51-85150 - Changed revision from *G to *H.
*B	4121481	MEMJ	09/12/2013	Updated Features : Replaced “I _{SB2} = 10 mA typical” with “I _{SB2} = 20 mA typical”. Replaced “1.5-V data retention” with “1.0-V data retention”. Updated DC Electrical Characteristics : Changed maximum value of I _{CC} parameter from 110 mA to 80 mA for Test Condition “f = 66.7 MHz”. Updated Data Retention Characteristics : Changed minimum value of V _{DR} parameter from 1.5 V to 1 V. Updated AC Switching Characteristics : Changed minimum value of t _{LZOE} parameter from 1 ns to 0 ns for 10 ns speed bin. Removed t _{DBE} and t _{BW} parameters and their details. Updated Ordering Information (Updated part numbers). Added Errata. Updated in new template.
*C	4194848	MEMJ	11/18/2013	Updated Product Portfolio : Changed maximum value of Operating I _{CC} from 110 mA to 80 mA for 15 ns speed bin. Updated DC Electrical Characteristics : Added minimum value for I _{SB2} parameter. Added Note 8 and referred the same note in minimum value of I _{SB2} parameter. Updated Errata: Updated AC Switching Characteristics: Removed t _{DBE} , t _{LZBE} , t _{HZBE} and t _{BW} parameters and their details from Table 1.
*D	4274810	MEMJ	02/10/2014	Updated AC Switching Characteristics : Added Note 20 and referred the same note in t _{LZOE} , t _{HZOE} , t _{LZCE} , t _{HZCE} , t _{LZWE} , t _{HZWE} parameters.
*E	4376758	VINI	05/12/2014	Updated Features : Mentioned frequency “at 100 MHz” for I _{CC} typical measurement “I _{CC} = 90 mA typical”. Updated Functional Description : Changed “an error indication” to “a single bit error indication”. Updated DC Electrical Characteristics : Added a column “Typ” for typical values. Referred Note 8 in “Typ” column. Updated AC Switching Characteristics: Added t _{power} parameter and its details. Added Note 17 and referred the same note in description of t _{power} parameter. Added Note 24 and referred the same note in “Write Cycle”. Updated Switching Waveforms : Changed caption of Figure 11 from “ \overline{WE} Controlled” to “ \overline{WE} Controlled, \overline{OE} Low”. Added Note 33 and referred the same note in DATA I/O in Figure 10 , Figure 11 . Added Note 34 and referred the same note in Figure 11 . Updated Truth Table – CY7C1069G / CY7C1069GE : Added Note 35 and referred the same note in “X” in this table. Updated ERR Output – CY7C1069GE : Replaced “no error” with “no single bit error” in “Mode” column for Output 0.

Document History Page (continued)

Document Title: CY7C1069G/CY7C1069GE, 16-Mbit (2 M words × 8 bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-81539				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*E (cont.)	4376758	VINI	05/12/2014	Updated Errata: Updated FAST SRAM [37] Errata Summary: Updated details in “Fix status” column in the table. Updated details in “Fix Status” bulleted point. Completing Sunset Review.
*F	4592676	VINI	12/26/2014	Updated Functional Description : Added “For a complete list of related documentation, here. ” at the end. Updated Switching Waveforms : Updated Figure 8 and Figure 9 (Updated caption only). Updated Ordering Information : Added part numbers CY7C1069G-10BVXI, CY7C1069G-10ZSXI, and CY7C1069G30-10BVXI. Updated Package Diagrams : spec 51-85160 – Changed revision from *D to *E. Updated Errata: Updated FAST SRAM [37] Errata Summary: Updated details in “Fix status” column in the table. Updated details in “Fix Status” bulleted point.
*G	4519642	NILE	02/05/2015	Updated Pin Configurations : Added Note 3 and referred the same note in caption of Figure 2 . Added Note 5 and referred the same note in caption of Figure 4 . Updated DC Electrical Characteristics : Added details of V_{OH} parameter corresponding to voltage range “4.5 V to 5.5 V” and test condition “ $V_{CC} = \text{Min}, I_{OH} = -0.1 \text{ mA}$ ”. Added Note 9 and referred the same note in minimum value of V_{OH} parameter corresponding to voltage range “4.5 V to 5.5 V” and test condition “ $V_{CC} = \text{Min}, I_{OH} = -0.1 \text{ mA}$ ”. Updated AC Switching Characteristics : Added Note 21 and referred the same note in description of t_{LZOE} , t_{HZOE} , t_{LZCE} , t_{HZCE} , t_{LZWE} , t_{HZWE} parameters. Updated ERR Output – CY7C1069GE : Added Note 36 and referred the same note in “Output” column. Removed “Errata”. All Errata for this product have been fixed and fixed samples are available since May 12, 2014.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

[psoc.cypress.com/solutions](#)
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

[cypress.com/go/support](#)

© Cypress Semiconductor Corporation, 2012-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and/or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.