

# 18-Mbit (512 K × 32) Flow-Through SRAM

## Features

- Supports 133 MHz bus operations
- 512 K × 32 common I/O
- 3.3 V core power supply ( $V_{DD}$ )
- 2.5 V or 3.3 V I/O supply ( $V_{DDQ}$ )
- Fast clock-to-output time
  - 6.5 ns (133 MHz version)
- Provides high performance 2-1-1 access rate
- User selectable burst counter supporting Intel Pentium interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed write
- Asynchronous output enable
- CY7C1385D is available in JEDEC-standard Pb-free 100-pin TQFP package
- ZZ sleep mode option

## Functional Description

The CY7C1385D is a 3.3 V, 512 K × 32 synchronous flow through SRAMs, designed to interface with high speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133 MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive edge triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address pipelining chip enable ( $\overline{CE}_1$ ), depth-expansion chip enables ( $CE_2$  and  $CE_3$ ), burst control inputs (ADSC, ADSP, and ADV), write enables ( $BW_x$ , and  $BWE$ ), and global write (GW). Asynchronous inputs include the output enable ( $\overline{OE}$ ) and the ZZ pin.

The CY7C1385D allows interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the processor address strobe (ADSP) or the cache controller address strobe (ADSC) inputs. Address advancement is controlled by the address advancement (ADV) input.

Addresses and chip enables are registered at rising edge of clock when address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).


CY7C1385D operates from a +3.3 V core power supply while all outputs operate with a +2.5 V or +3.3 V supply. All inputs and outputs are JEDEC-standard and JESD8-5-compatible.

For a complete list of related resources, [click here](#).

## Selection Guide

Description	133 MHz	Unit
Maximum Access Time	6.5	ns
Maximum Operating Current	210	mA
Maximum CMOS Standby Current	70	mA

Logic Block Diagram – CY7C1385D




## Contents

<b>Pin Configurations</b> .....	<b>4</b>	<b>AC Test Loads and Waveforms</b> .....	<b>12</b>
<b>Pin Definitions</b> .....	<b>5</b>	<b>Switching Characteristics</b> .....	<b>13</b>
<b>Functional Overview</b> .....	<b>6</b>	<b>Timing Diagrams</b> .....	<b>14</b>
Single Read Accesses .....	6	<b>Ordering Information</b> .....	<b>18</b>
Single Write Accesses Initiated by ADSP .....	6	Ordering Code Definitions .....	18
Single Write Accesses Initiated by ADSC .....	6	<b>Package Diagrams</b> .....	<b>19</b>
Burst Sequences .....	6	<b>Acronyms</b> .....	<b>20</b>
Sleep Mode .....	6	<b>Document Conventions</b> .....	<b>20</b>
Interleaved Burst Address Table .....	7	Units of Measure .....	20
Linear Burst Address Table .....	7	<b>Document History Page</b> .....	<b>21</b>
ZZ Mode Electrical Characteristics .....	7	<b>Sales, Solutions, and Legal Information</b> .....	<b>22</b>
<b>Truth Table</b> .....	<b>8</b>	Worldwide Sales and Design Support .....	22
<b>Truth Table for Read/Write</b> .....	<b>9</b>	Products .....	22
<b>Maximum Ratings</b> .....	<b>10</b>	PSoC® Solutions .....	22
<b>Operating Range</b> .....	<b>10</b>	Cypress Developer Community .....	22
<b>Neutron Soft Error Immunity</b> .....	<b>10</b>	Technical Support .....	22
<b>Electrical Characteristics</b> .....	<b>10</b>		
<b>Capacitance</b> .....	<b>11</b>		
<b>Thermal Resistance</b> .....	<b>11</b>		

Pin Configurations

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout (3 Chip Enable)

CY7C1385D (512 K × 32)



## Pin Definitions

Name	I/O	Description
$A_0, A_1, A$	Input Synchronous	<b>Address inputs used to select one of the address locations.</b> Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{CE}_1, CE_2,$ and $CE_3$ are sampled active. $A_{[1:0]}$ feed the 2-bit counter.
$\overline{BW}_A, \overline{BW}_B, \overline{BW}_C, \overline{BW}_D$	Input Synchronous	<b>Byte write select inputs, active LOW.</b> Qualified with $\overline{BWE}$ to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
$\overline{GW}$	Input Synchronous	<b>Global write enable input, active LOW.</b> When asserted LOW on the rising edge of CLK, a global write is conducted (all bytes are written, regardless of the values on $\overline{BW}_{[A:D]}$ and $\overline{BWE}$ ).
CLK	Input Clock	<b>Clock input.</b> Used to capture all synchronous inputs to the device. Also used to increment the burst counter when $\overline{ADV}$ is asserted LOW, during a burst operation.
$\overline{CE}_1$	Input Synchronous	<b>Chip enable 1 input, active LOW.</b> Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $CE_3$ to select or deselect the device. ADSP is ignored if $\overline{CE}_1$ is HIGH. $\overline{CE}_1$ is sampled only when a new external address is loaded.
$CE_2$	Input Synchronous	<b>Chip enable 2 input, active HIGH.</b> Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_3$ to select or deselect the device. $CE_2$ is sampled only when a new external address is loaded.
$\overline{CE}_3$	Input Synchronous	<b>Chip enable 3 input, active LOW.</b> Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $CE_2$ to select or deselect the device. $\overline{CE}_3$ is sampled only when a new external address is loaded.
$\overline{OE}$	Input Asynchronous	<b>Output enable, asynchronous input, active LOW.</b> Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. $\overline{OE}$ is masked during the first clock of a read cycle when emerging from a deselected state.
$\overline{ADV}$	Input Synchronous	<b>Advance input signal.</b> Sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input Synchronous	<b>Address strobe from processor, sampled on the rising edge of CLK, active LOW.</b> When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1:0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ADSP is ignored when $\overline{CE}_1$ is deasserted HIGH.
ADSC	Input Synchronous	<b>Address strobe from controller, sampled on the rising edge of CLK, active LOW.</b> When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1:0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
$\overline{BWE}$	Input Synchronous	<b>Byte write enable input, active LOW.</b> Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
ZZ	Input Asynchronous	<b>ZZ sleep input.</b> This active HIGH input places the device in a non time critical sleep condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull down.
$DQ_s$	I/O Synchronous	<b>Bidirectional data I/O lines.</b> As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{OE}$ . When $\overline{OE}$ is asserted LOW, the pins behave as outputs. When HIGH, $DQ_s$ are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .
MODE	Input Static	<b>Selects burst order.</b> When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode pin has an internal pull-up.
$V_{DD}$	Power Supply	<b>Power supply inputs to the core of the device.</b>

**Pin Definitions** (continued)

Name	I/O	Description
V <sub>DDQ</sub>	I/O Power Supply	<b>Power supply for the I/O circuitry.</b>
V <sub>SS</sub>	Ground	<b>Ground for the core of the device.</b>
V <sub>SSQ</sub>	I/O Ground	<b>Ground for the I/O circuitry.</b>
NC	–	<b>No connects.</b> Not internally connected to the die. 36M, 72M, 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.
V <sub>SS</sub> /DNU	Ground/DNU	This pin can be connected to ground or can be left floating.

**Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{CDV}$ ) is 6.5 ns (133 MHz device).

CY7C1385D supports secondary cache in systems using a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486 processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable ( $\overline{BWE}$ ) and byte write select ( $BW_X$ ) inputs. A global write enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip selects ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous output enable ( $\overline{OE}$ ) provide for easy bank selection and output tristate control. ADSP is ignored if  $CE_1$  is HIGH.

**Single Read Accesses**

A single read access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{CE}_1$ ,  $CE_2$ , and  $CE_3$  are all asserted active, and (2) ADSP or ADSC is asserted LOW (if the access is initiated by ADSC, the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst counter and/or control logic, and later presented to the memory core. If the OE input is asserted LOW, the requested data is available at the data outputs with a maximum of  $t_{CDV}$  after clock rise. ADSP is ignored if  $CE_1$  is HIGH.

**Single Write Accesses Initiated by ADSP**

This access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$  are all asserted active, and (2) ADSP is asserted LOW. The addresses presented are loaded into the address register and the burst inputs ( $\overline{BWE}$ , and  $BW_X$ ) are ignored during this first clock cycle. If the write inputs are asserted active (see [Truth Table for Read/Write on](#)

[page 9](#) for appropriate states that indicate a write) on the next clock rise, the appropriate data is latched and written into the device. Byte writes are allowed. All I/O are tristated during a byte write. As this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/O must be tristated prior to the presentation of data to DQs. As a safety precaution, the data lines are tristated when a write cycle is detected, regardless of the state of  $\overline{OE}$ .

**Single Write Accesses Initiated by  $\overline{ADSC}$** 

This write access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3$  are all asserted active, (2)  $\overline{ADSC}$  is asserted LOW, (3)  $\overline{ADSP}$  is deasserted HIGH, and (4) the write input signals ( $\overline{GW}$ ,  $\overline{BWE}$ , and  $BW_X$ ) indicate a write access. ADSC is ignored if ADSP is active LOW.

The addresses presented are loaded into the address register and the burst counter, the control logic, or both, and delivered to the memory core. The information presented to  $DQ_{[A:D]}$  is written into the specified address location. Byte writes are allowed. All I/O are tristated when a write is detected, even a byte write. Because this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/O must be tristated prior to the presentation of data to DQs. As a safety precaution, the data lines are tristated when a write cycle is detected, regardless of the state of  $\overline{OE}$ .

**Burst Sequences**

CY7C1385D provides an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by  $A_{[1:0]}$ , and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE selects a linear burst sequence. A HIGH on MODE selects an interleaved burst order. Leaving MODE unconnected causes the device to default to a interleaved burst sequence.

**Sleep Mode**

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation sleep mode. Two clock cycles are required to enter into or exit from this sleep mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the sleep mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the sleep mode.  $CE_1$ ,  $CE_2$ ,  $\overline{CE}_3$ , ADSP, and ADSC must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

**Interleaved Burst Address Table**

 (MODE = Floating or  $V_{DD}$ )

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

**Linear Burst Address Table**

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

**ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
$I_{DDZZ}$	Sleep mode standby current	$ZZ \geq V_{DD} - 0.2 V$	–	80	mA
$t_{ZZS}$	Device operation to ZZ	$ZZ \geq V_{DD} - 0.2 V$	–	$2t_{CYC}$	ns
$t_{ZZREC}$	ZZ recovery time	$ZZ \leq 0.2 V$	$2t_{CYC}$	–	ns
$t_{ZZI}$	ZZ active to sleep current	This parameter is sampled	–	$2t_{CYC}$	ns
$t_{RZZI}$	ZZ inactive to exit sleep current	This parameter is sampled	0	–	ns

**Truth Table**

The truth table for CY7C1385D follows. [1, 2, 3, 4, 5]

Cycle Description	Address Used	$\overline{CE}_1$	$CE_2$	$\overline{CE}_3$	ZZ	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{WRITE}$	$\overline{OE}$	CLK	DQ
Deselected Cycle, Power Down	None	H	X	X	L	X	L	X	X	X	L-H	Tri-State
Deselected Cycle, Power Down	None	L	L	X	L	L	X	X	X	X	L-H	Tri-State
Deselected Cycle, Power Down	None	L	X	H	L	L	X	X	X	X	L-H	Tri-State
Deselected Cycle, Power Down	None	L	L	X	L	H	L	X	X	X	L-H	Tri-State
Deselected Cycle, Power Down	None	X	X	X	L	H	L	X	X	X	L-H	Tri-State
Sleep Mode, Power Down	None	X	X	X	H	X	X	X	X	X	X	Tri-State
Read Cycle, Begin Burst	External	L	H	L	L	L	X	X	X	L	L-H	Q
Read Cycle, Begin Burst	External	L	H	L	L	L	X	X	X	H	L-H	Tri-State
Write Cycle, Begin Burst	External	L	H	L	L	H	L	X	L	X	L-H	D
Read Cycle, Begin Burst	External	L	H	L	L	H	L	X	H	L	L-H	Q
Read Cycle, Begin Burst	External	L	H	L	L	H	L	X	H	H	L-H	Tri-State
Read Cycle, Continue Burst	Next	X	X	X	L	H	H	L	H	L	L-H	Q
Read Cycle, Continue Burst	Next	X	X	X	L	H	H	L	H	H	L-H	Tri-State
Read Cycle, Continue Burst	Next	H	X	X	L	X	H	L	H	L	L-H	Q
Read Cycle, Continue Burst	Next	H	X	X	L	X	H	L	H	H	L-H	Tri-State
Write Cycle, Continue Burst	Next	X	X	X	L	H	H	L	L	X	L-H	D
Write Cycle, Continue Burst	Next	H	X	X	L	X	H	L	L	X	L-H	D
Read Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	L	L-H	Q
Read Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	H	L-H	Tri-State
Read Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	L	L-H	Q
Read Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	H	L-H	Tri-State
Write Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	L	X	L-H	D
Write Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	L	X	L-H	D

**Notes**

1. X = Don't Care, H = Logic HIGH, L = Logic LOW.
2.  $\overline{WRITE}$  = L when any one or more byte write enable signals, and  $\overline{BWE}$  = L or  $\overline{GW}$  = L.  $\overline{WRITE}$  = H when all byte write enable signals,  $\overline{BWE}$ ,  $\overline{GW}$  = H.
3. The DQ pins are controlled by the current cycle and the  $\overline{OE}$  signal.  $\overline{OE}$  is asynchronous and is not sampled with the clock.
4. The SRAM always initiates a read cycle when  $\overline{ADSP}$  is asserted, regardless of the state of  $\overline{GW}$ ,  $\overline{BWE}$ , or  $\overline{BW}_x$ . Writes may occur only on subsequent clocks after the  $\overline{ADSP}$  or with the assertion of  $\overline{ADSC}$ . As a result,  $\overline{OE}$  must be driven HIGH prior to the start of the write cycle to allow the outputs to tristate.  $\overline{OE}$  is a don't care for the remainder of the write cycle.
5.  $\overline{OE}$  is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tristate when  $\overline{OE}$  is inactive or when the device is deselected, and all data bits behave as output when  $\overline{OE}$  is active (LOW).

**Truth Table for Read/Write**

The truth table for CY7C1385D read/write follows.

Function (CY7C1385D)	$\overline{GW}$	$\overline{BWE}$	$\overline{BW_D}$	$\overline{BW_C}$	$\overline{BW_B}$	$\overline{BW_A}$
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write Byte A (DQ <sub>A</sub> )	H	L	H	H	H	L
Write Byte B(DQ <sub>B</sub> )	H	L	H	H	L	H
Write Bytes A, B (DQ <sub>A</sub> , DQ <sub>B</sub> )	H	L	H	H	L	L
Write Byte C (DQ <sub>C</sub> )	H	L	H	L	H	H
Write Bytes C, A (DQ <sub>C</sub> , DQ <sub>A</sub> )	H	L	H	L	H	L
Write Bytes C, B (DQ <sub>C</sub> , DQ <sub>B</sub> )	H	L	H	L	L	H
Write Bytes C, B, A (DQ <sub>C</sub> , DQ <sub>B</sub> , DQ <sub>A</sub> )	H	L	H	L	L	L
Write Byte D (DQ <sub>D</sub> )	H	L	L	H	H	H
Write Bytes D, A (DQ <sub>D</sub> , DQ <sub>A</sub> )	H	L	L	H	H	L
Write Bytes D, B (DQ <sub>D</sub> , DQ <sub>A</sub> )	H	L	L	H	L	H
Write Bytes D, B, A (DQ <sub>D</sub> , DQ <sub>B</sub> , DQ <sub>A</sub> )	H	L	L	H	L	L
Write Bytes D, B (DQ <sub>D</sub> , DQ <sub>B</sub> )	H	L	L	L	H	H
Write Bytes D, B, A (DQ <sub>D</sub> , DQ <sub>C</sub> , DQ <sub>A</sub> )	H	L	L	L	H	L

## Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. For user guidelines, not tested.

Storage Temperature .....	-65 °C to +150 °C
Ambient Temperature with Power Applied .....	-55 °C to +125 °C
Supply Voltage on V <sub>DD</sub> Relative to GND .....	-0.3 V to +4.6 V
Supply Voltage on V <sub>DDQ</sub> Relative to GND .....	-0.3 V to +V <sub>DD</sub>
DC Voltage Applied to Outputs in Tri-State .....	-0.5 V to V <sub>DDQ</sub> + 0.5 V
DC Input Voltage .....	-0.5 V to V <sub>DD</sub> + 0.5 V
Current into Outputs (LOW) .....	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015) .....	> 2001 V
Latch-up Current .....	> 200 mA

## Operating Range

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Industrial	-40 °C to +85 °C	3.3 V – 5% / + 10%	2.5 V – 5% to V <sub>DD</sub>

## Neutron Soft Error Immunity

Parameter	Description	Test Conditions	Typ	Max [6]	Unit
LSBU	Logical Single-Bit Upsets	25 °C	361	394	FIT/Mb
LMBU	Logical Multi-Bit Upsets	25 °C	0	0.01	FIT/Mb
SEL	Single Event Latch Up	85 °C	0	0.1	FIT/Dev

## Electrical Characteristics

Over the Operating Range

Parameter [7, 8]	Description	Test Conditions	Min	Max	Unit
V <sub>DD</sub>	Power Supply Voltage		3.135	3.6	V
V <sub>DDQ</sub>	I/O Supply Voltage	for 3.3 V I/O	3.135	V <sub>DD</sub>	V
		for 2.5 V I/O	2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA	2.4	-	V
		for 2.5 V I/O, I <sub>OH</sub> = -1.0 mA	2.0	-	V
V <sub>OL</sub>	Output LOW Voltage	for 3.3 V I/O, I <sub>OL</sub> = 8.0 mA	-	0.4	V
		for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA	-	0.4	V
V <sub>IH</sub>	Input HIGH Voltage [7]	for 3.3 V I/O	2.0	V <sub>DD</sub> + 0.3 V	V
		for 2.5 V I/O	1.7	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW Voltage [7]	for 3.3 V I/O	-0.3	0.8	V
		for 2.5 V I/O	-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub>	-5	5	μA
	Input Current of MODE	Input = V <sub>SS</sub>	-30	-	μA
		Input = V <sub>DD</sub>	-	5	μA
	Input Current of ZZ	Input = V <sub>SS</sub>	-5	-	μA
Input = V <sub>DD</sub>		-	30	μA	
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>DD</sub> , Output Disabled	-5	5	μA
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply Current	V <sub>DD</sub> = Max, I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>		210	mA
		7.5 ns cycle, 133 MHz	-		

### Notes

- No LMBU or SEL events occurred during testing; this column represents a statistical c2, 95% confidence limit calculation. For more details refer to Application Note AN54908 – Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates.
- Overshoot: V<sub>IH(AC)</sub> < V<sub>DD</sub> + 1.5 V (pulse width less than t<sub>CYC</sub>/2), undershoot: V<sub>IL(AC)</sub> > -2 V (pulse width less than t<sub>CYC</sub>/2).
- T<sub>power up</sub>: Assumes a linear ramp from 0 V to V<sub>DD(min)</sub> within 200 ms. During this time V<sub>IH</sub> < V<sub>DD</sub> and V<sub>DDQ</sub> ≤ V<sub>DD</sub>.

**Electrical Characteristics** *(continued)*

Over the Operating Range

Parameter [7, 8]	Description	Test Conditions	Min	Max	Unit
$I_{SB1}$	Automatic CE Power Down Current – TTL Inputs	Max $V_{DD}$ , Device Deselected, $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$ , $f = f_{MAX}$ , inputs switching	–	140	mA
$I_{SB2}$	Automatic CE Power Down Current – CMOS Inputs	Max $V_{DD}$ , Device Deselected, $V_{IN} \geq V_{DD} - 0.3 V$ or $V_{IN} \leq 0.3 V$ , $f = 0$ , inputs static	–	70	mA
$I_{SB3}$	Automatic CE Power Down Current – CMOS Inputs	Max $V_{DD}$ , Device Deselected, $V_{IN} \geq V_{DDQ} - 0.3 V$ or $V_{IN} \leq 0.3 V$ , $f = f_{MAX}$ , inputs switching	–	130	mA
$I_{SB4}$	Automatic CE Power Down Current – TTL Inputs	Max $V_{DD}$ , Device Deselected, $V_{IN} \geq V_{DD} - 0.3 V$ or $V_{IN} \leq 0.3 V$ , $f = 0$ , inputs static	–	80	mA

**Capacitance**

Parameter [9]	Description	Test Conditions	100-pin TQFP Package	Unit
$C_{IN}$	Input capacitance	$T_A = 25^\circ C$ , $f = 1 MHz$ , $V_{DD} = 3.3 V$ , $V_{DDQ} = 2.5 V$	5	pF
$C_{CLK}$	Clock input capacitance		5	pF
$C_{IO}$	Input/Output capacitance		5	pF

**Thermal Resistance**

Parameter [9]	Description	Test Conditions	100-pin TQFP Package	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in accordance with EIA/JESD51.	28.66	$^\circ C/W$
$\Theta_{JC}$	Thermal resistance (junction to case)		4.08	$^\circ C/W$




**Note**

9. Tested initially and after any design or process change that may affect these parameters.




## AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms

### 3.3 V I/O Test Load



### 2.5 V I/O Test Load



## Switching Characteristics

Over the Operating Range

Parameter <sup>[10, 11]</sup>	Description	133 MHz		Unit
		Min	Max	
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first access <sup>[12]</sup>	1	–	ms
<b>Clock</b>				
t <sub>CYC</sub>	Clock cycle time	7.5	–	ns
t <sub>CH</sub>	Clock HIGH	2.1	–	ns
t <sub>CL</sub>	Clock LOW	2.1	–	ns
<b>Output Times</b>				
t <sub>CDV</sub>	Data output valid after CLK rise	–	6.5	ns
t <sub>DOH</sub>	Data output hold after CLK rise	2.0	–	ns
t <sub>CLZ</sub>	Clock to low Z <sup>[13, 14, 15]</sup>	2.0	–	ns
t <sub>CHZ</sub>	Clock to high Z <sup>[13, 14, 15]</sup>	0	4.0	ns
t <sub>OEV</sub>	$\overline{\text{OE}}$ LOW to output valid	–	3.2	ns
t <sub>OELZ</sub>	$\overline{\text{OE}}$ LOW to output low Z <sup>[13, 14, 15]</sup>	0	–	ns
t <sub>OEHZ</sub>	$\overline{\text{OE}}$ HIGH to output high Z <sup>[13, 14, 15]</sup>	–	4.0	ns
<b>Setup Times</b>				
t <sub>AS</sub>	Address setup before CLK rise	1.5	–	ns
t <sub>ADS</sub>	ADSP, ADSC setup before CLK rise	1.5	–	ns
t <sub>ADVS</sub>	$\overline{\text{ADV}}$ setup before CLK rise	1.5	–	ns
t <sub>WES</sub>	$\overline{\text{GW}}$ , $\overline{\text{BWE}}$ , $\overline{\text{BW}}_{[\text{A:D}]}$ setup before CLK rise	1.5	–	ns
t <sub>DS</sub>	Data input setup before CLK rise	1.5	–	ns
t <sub>CES</sub>	Chip enable setup	1.5	–	ns
<b>Hold Times</b>				
t <sub>AH</sub>	Address hold after CLK rise	0.5	–	ns
t <sub>ADH</sub>	ADSP, ADSC hold after CLK rise	0.5	–	ns
t <sub>WEH</sub>	$\overline{\text{GW}}$ , $\overline{\text{BWE}}$ , $\overline{\text{BW}}_{[\text{A:D}]}$ hold after CLK rise	0.5	–	ns
t <sub>ADVH</sub>	$\overline{\text{ADV}}$ hold after CLK rise	0.5	–	ns
t <sub>DH</sub>	Data input hold after CLK rise	0.5	–	ns
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.5	–	ns


### Notes

10. Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.
11. Test conditions shown in (a) of [Figure 2 on page 12](#) unless otherwise noted.
12. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially, before a read or write operation can be initiated.
13. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of [Figure 2 on page 12](#). Transition is measured ±200 mV from steady-state voltage.
14. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system condition.
15. This parameter is sampled and not 100% tested.



Timing Diagrams (continued)

Figure 4. Write Cycle Timing [17, 18]




Notes

- 17. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.
- 18. Full width write can be initiated by either  $\overline{GW}$  LOW; or by  $\overline{GW}$  HIGH,  $\overline{BWE}$  LOW and  $\overline{BW}_x$  LOW.

Timing Diagrams (continued)

Figure 5. Read/Write Cycle Timing [19, 20, 21]




Notes

- 19. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.
- 20. The data bus (Q) remains in high Z following a WRITE cycle, unless a new read access is initiated by  $\overline{ADSP}$  or  $\overline{ADSC}$ .
- 21. GW is HIGH.

Timing Diagrams (continued)

Figure 6. ZZ Mode Timing [22, 23]



Notes


- 22. Device must be deselected when entering ZZ mode. See Truth Table on page 8 for all possible signal conditions to deselect the device.
- 23. DQs are in high Z when exiting ZZ sleep mode.

**Ordering Information**

Cypress offers other versions of this type of product in many different configurations and features. The below table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at [www.cypress.com](http://www.cypress.com) and refer to the product summary page at <http://www.cypress.com/products> or contact your local sales representative. Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at <http://www.cypress.com/go/datasheet/offices>.


Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1385D-133AXI	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Industrial

**Ordering Code Definitions**



Package Diagrams

Figure 7. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050



51-85050 \*E

### Acronyms

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
EIA	Electronic Industries Alliance
I/O	Input/Output
JEDEC	Joint Electron Devices Engineering Council
LMBU	Logical Multi-Bit Upsets
LSBU	Logical Single-Bit Upsets
$\overline{OE}$	Output Enable
SEL	Single Event Latch-up
SRAM	Static Random Access Memory
TQFP	Thin Quad Flat Pack
TTL	Transistor-Transistor Logic

### Document Conventions

#### Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mm	millimeter
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

**Document History Page**

Document Title: CY7C1385D, 18-Mbit (512 K × 32) Flow-Through SRAM Document Number: 001-74016				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	3454705	NJY	12/04/2011	New data sheet.
*A	3617718	PRIT / NJY	05/15/2012	Changed status from Preliminary to Final.
*B	4585009	PRIT	12/02/2014	Updated <a href="#">Functional Description</a> : Added "For a complete list of related resources, <a href="#">click here.</a> " at the end. Updated <a href="#">Timing Diagrams</a> : Updated <a href="#">Figure 3</a> , <a href="#">Figure 4</a> , <a href="#">Figure 5</a> , <a href="#">Figure 6</a> . Updated <a href="#">Package Diagrams</a> : spec 51-85050 – Changed revision from *D to *E. Updated to new template. Completing Sunset Review.
*C	5067238	PRIT	12/29/2015	Updated to new template. Completing Sunset Review.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

Automotive	<a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>
Interface	<a href="http://cypress.com/go/interface">cypress.com/go/interface</a>
Lighting & Power Control	<a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a>
Memory	<a href="http://cypress.com/go/memory">cypress.com/go/memory</a>
PSoC	<a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>
Touch Sensing	<a href="http://cypress.com/go/touch">cypress.com/go/touch</a>
USB Controllers	<a href="http://cypress.com/go/USB">cypress.com/go/USB</a>
Wireless/RF	<a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>

#### PSoC<sup>®</sup> Solutions

[psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)  
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

#### Technical Support

[cypress.com/go/support](http://cypress.com/go/support)

---

© Cypress Semiconductor Corporation, 2011-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Cypress Semiconductor:](#)

[CY7C1385D-133AXI](#)