CY7S1061G/CY7S1061GE

16-Mbit (1 M words × 16 bit) Static RAM with PowerSnooze™ and ECC

Features

- High speed
  - ❏ t_{AA} = 10 ns
- Ultra-low power PowerSnooze™ [1] device
  - ❏ Deep Sleep (DS) current I_{DS} = 22-µA maximum
- Low active and standby currents
  - ❏ I_{CC} = 90-mA typical
  - ❏ I_{SB2} = 20-mA typical
- Wide operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V
- Embedded error-correcting code (ECC) for single-bit error correction
- 1.0-V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Error indication (ERR) pin to indicate 1-bit error detection and correction
- Available in Pb-free 48-pin TSOP I, 54-pin TSOP II, and 48-ball VFBGA packages

Functional Description

The CY7S1061G/CY7S1061GE is a high-performance CMOS fast static RAM organized as 1,048,576 words by 16 bits. This device features fast access times (10 ns) and a unique ultra-low power Deep Sleep mode. With Sleep mode currents as low as 22 µA, the CY7S1061G device combines the best features of fast and low-power SRAM in industry-standard package options. The device also features embedded ECC[2]. ECC logic can detect and correct single-bit error in the accessed location. The CY7S1061GE device includes an ERR pin that signals an error-detection and correction event during a read cycle.

To access devices with a single-chip enable input, assert the chip enable input ($\overline{CE}$) LOW. To access dual chip enable devices, assert both chip enable inputs – $\overline{CE_1}$ as LOW and CE_2 as HIGH.

To perform data writes, assert the Write Enable ($\overline{WE}$) input LOW, and provide the data and address on device data pins (I/O$_0$ through I/O$_{15}$) and address pins (A$_0$ through A$_{19}$) respectively. The Byte High Enable ($\overline{BHE}$) and Byte Low Enable ($\overline{BLE}$) inputs control byte writes, and write data on the corresponding I/O lines to the memory location specified. $\overline{BHE}$ controls I/O$_8$ through I/O$_{15}$ and $\overline{BLE}$ controls I/O$_0$ through I/O$_7$.

To perform data reads, assert the Output Enable ($\overline{OE}$) input and provide the required address on the address lines. Read data is accessible on the I/O lines (I/O$_0$ through I/O$_{15}$). You can perform byte accesses by asserting the required byte enable signal ($\overline{BHE}$ or $\overline{BLE}$) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O$_0$ through I/O$_{15}$) are placed in a high-impedance state when the device is deselected ($\overline{CE}$ HIGH for single chip enable devices and $\overline{CE_1}$ HIGH and CE_2 LOW for dual chip enable devices), or the control signals ($\overline{OE}$, $\overline{BLE}$, $\overline{BHE}$) are de-asserted.

The device is placed in a low power Deep Sleep mode when the Deep Sleep pin ($\overline{DS}$) is LOW. In this state, the device is disabled for normal operation and is placed in a data retention mode. The device can be activated by de-asserting the Deep Sleep pin ($\overline{DS}$ HIGH).

The CY7S1061G/CY7S1061G is available in 48-pin TSOP I, 54-pin TSOP II, and 48-ball VFBGA packages.

For a complete list of related resources, click here.

## Product Portfolio

| Product	Range	V$_{CC}$ Range (V)	Speed (ns)	Operating I$_{CC}$ (mA) f = f$_{max}$		Standby, I$_{SB2}$ (mA)		Deep-Sleep Current (µA)	
				Typ [3]	Max	Typ [3]	Max	Typ [1]	Max
CY7S1061G18	Industrial	1.65 V–2.2 V	15	70	80	20	30	8	22
CY7S1061G(E)30		2.2 V–3.6 V	10	90	110				
CY7S1061G		4.5–5.5 V	10	90	110				

Notes
1. Refer to AN89371 for details on PowerSnooze™ feature of this device.
2. This device does not support automatic write-back on error detection.
3. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V$_{CC}$ = 1.8 V (for a V$_{CC}$ range of 1.65 V–2.2 V), V$_{CC}$ = 3 V (for a V$_{CC}$ range of 2.2 V–3.6 V), and V$_{CC}$ = 5 V (for a V$_{CC}$ range of 4.5 V–5.5 V), T$_A$ = 25 °C.

Logic Block Diagram – CY7S1061G

Logic Block Diagram – CY7S1061GE

Contents

Pin Configurations

Figure 1. 48-ball VFBGA (6 × 8 × 1.0 mm) Pinout (Top View) [4]

	1	2	3	4	5	6	
A	$\overline{BLE}$	$\overline{OE}$	A_0	A_1	A_2	$\overline{DS}$	A
B	I/O_8	$\overline{BHE}$	A_3	A_4	$\overline{CE}$	I/O_0	B
C	I/O_9	I/O_{10}	A_5	A_6	I/O_1	I/O_2	C
D	V_{SS}	I/O_{11}	A_{17}	A_7	I/O_3	V_{CC}	D
E	V_{CC}	I/O_{12}	NC	A_{16}	I/O_4	V_{SS}	E
F	I/O_{14}	I/O_{13}	A_{14}	A_{15}	I/O_5	I/O_6	F
G	I/O_{15}	A_{19}	A_{12}	A_{13}	$\overline{WE}$	I/O_7	G
H	A_{18}	A_8	A_9	A_{10}	A_{11}	NC	H

Figure 2. 48-ball VFBGA (6 × 8 × 1.0 mm) Pinout with ERR (Top View) [4]

|	1	2	3	4	5	6	
A	$\overline{BLE}$	$\overline{OE}$	A_0	A_1	A_2	$\overline{DS}$	A
B	I/O_8	$\overline{BHE}$	A_3	A_4	$\overline{CE}$	I/O_0	B
C	I/O_9	I/O_{10}	A_5	A_6	I/O_1	I/O_2	C
D	V_{SS}	I/O_{11}	A_{17}	A_7	I/O_3	V_{CC}	D
E	V_{CC}	I/O_{12}	ERR	A_{16}	I/O_4	V_{SS}	E
F	I/O_{14}	I/O_{13}	A_{14}	A_{15}	I/O_5	I/O_6	F
G	I/O_{15}	A_{19}	A_{12}	A_{13}	$\overline{WE}$	I/O_7	G
H	A_{18}	A_8	A_9	A_{10}	A_{11}	NC	H

Note
4. NC pins are not connected internally to the die.

Pin Configurations (continued)

Figure 3. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Pinout [5]

Left	Pin		Pin	Right
I/O$_{12}$	1		54	I/O$_{11}$
V$_{CC}$	2		53	V$_{SS}$
I/O$_{13}$	3		52	I/O$_{10}$
I/O$_{14}$	4		51	I/O$_9$
V$_{SS}$	5		50	V$_{CC}$
I/O$_{15}$	6		49	I/O$_8$
A$_4$	7		48	A$_5$
A$_3$	8		47	A$_6$
A$_2$	9		46	A$_7$
A$_1$	10		45	A$_8$
A$_0$	11		44	A$_9$
$\overline{BHE}$	12		43	NC
$\overline{CE}_1$	13		42	$\overline{OE}$
V$_{CC}$	14		41	V$_{SS}$
$\overline{WE}$	15		40	$\overline{DS}$
CE$_2$	16		39	$\overline{BLE}$
A$_{19}$	17		38	A$_{10}$
A$_{18}$	18		37	A$_{11}$
A$_{17}$	19		36	A$_{12}$
A$_{16}$	20		35	A$_{13}$
A$_{15}$	21		34	A$_{14}$
I/O$_0$	22		33	I/O$_7$
V$_{CC}$	23		32	V$_{SS}$
I/O$_1$	24		31	I/O$_6$
I/O$_2$	25		30	I/O$_5$
V$_{SS}$	26		29	V$_{CC}$
I/O$_3$	27		28	I/O$_4$

Note
5. NC pins are not connected internally to the die.

Pin Configurations (continued)

**Figure 4. 48-pin TSOP I (12 × 18.4 × 1 mm) Pinout (Top View)** [6]

Pin	Left	Pin	Right
1	A_4	48	A_5
2	A_3	47	A_6
3	A_2	46	A_7
4	A_1	45	A_8
5	A_0	44	$\overline{OE}$
6	NC	43	$\overline{BHE}$
7	$\overline{CE}$	42	$\overline{BLE}$
8	I/O_0	41	I/O_{15}
9	I/O_1	40	I/O_{14}
10	I/O_2	39	I/O_{13}
11	I/O_3	38	I/O_{12}
12	V_{DD}	37	GND
13	GND	36	V_{DD}
14	I/O_4	35	I/O_{11}
15	I/O_5	34	I/O_{10}
16	I/O_6	33	I/O_9
17	I/O_7	32	I/O_8
18	$\overline{WE}$	31	NC
19	$\overline{DS}$	30	A_9
20	A_{19}	29	A_{10}
21	A_{18}	28	A_{11}
22	A_{17}	27	A_{12}
23	A_{16}	26	A_{13}
24	A_{15}	25	A_{14}

Figure 5. 48-pin TSOP I (12 × 18.4 × 1 mm) Pinout, ERR Output at Pin 6 (Top View)

Pin	Left	Pin	Right
1	A_4	48	A_5
2	A_3	47	A_6
3	A_2	46	A_7
4	A_1	45	A_8
5	A_0	44	$\overline{OE}$
6	$\overline{ERR}$	43	$\overline{BHE}$
7	$\overline{CE}$	42	$\overline{BLE}$
8	I/O_0	41	I/O_{15}
9	I/O_1	40	I/O_{14}
10	I/O_2	39	I/O_{13}
11	I/O_3	38	I/O_{12}
12	V_{DD}	37	GND
13	GND	36	V_{DD}
14	I/O_4	35	I/O_{11}
15	I/O_5	34	I/O_{10}
16	I/O_6	33	I/O_9
17	I/O_7	32	I/O_8
18	$\overline{WE}$	31	NC
19	$\overline{DS}$	30	A_9
20	A_{19}	29	A_{10}
21	A_{18}	28	A_{11}
22	A_{17}	27	A_{12}
23	A_{16}	26	A_{13}
24	A_{15}	25	A_{14}

Note
6. NC pins are not connected internally to the die.

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature .... –65 °C to +150 °C

Ambient temperature
with power applied .... –55 °C to +125 °C

Supply voltage on V_{CC}
relative to GND [7] .... –0.5 V to V_{CC} + 0.5 V

DC voltage applied to outputs
in High Z State [7] .... –0.5 V to V_{CC} + 0.5 V

DC input voltage [7] .... –0.5 V to V_{CC} + 0.5 V

Current into outputs (LOW) .... 20 mA

Static discharge voltage
(MIL-STD-883, Method 3015) .... > 2001 V

Latch-up current .... > 140 mA

Operating Range

Range	Ambient Temperature	V_{CC}
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

DC Electrical Characteristics

Over the operating range of –40 °C to +85 °C

Parameter	Description		Test Conditions		10 ns / 15 ns			Unit
					Min	Typ [8]	Max	
V_{OH}	Output HIGH voltage	1.65 V to 2.2 V	V_{CC} = Min, I_{OH} = –0.1 mA		1.4	–	–	V
		2.2 V to 2.7 V	V_{CC} = Min, I_{OH} = –1.0 mA		2.0	–	–	
		2.7 V to 3.6 V	V_{CC} = Min, I_{OH} = –4.0 mA		2.2	–	–	
		4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = –4.0 mA		2.4	–	–	
		4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = –0.1 mA		V_{CC} – 0.4 [9]	–	–	
V_{OL}	Output LOW voltage	1.65 V to 2.2 V	V_{CC} = Min, I_{OL} = 0.1 mA		–	–	0.2	V
		2.2 V to 2.7 V	V_{CC} = Min, I_{OL} = 2 mA		–	–	0.4	
		2.7 V to 3.6 V	V_{CC} = Min, I_{OL} = 8 mA		–	–	0.4	
		4.5 V to 5.5 V	V_{CC} = Min, I_{OL} = 8 mA		–	–	0.4	
V_{IH}[7, 10]	Input HIGH voltage	1.65 V to 2.2 V	–		1.4	–	V_{CC} + 0.2	V
		2.2 V to 2.7 V	–		2.0	–	V_{CC} + 0.3	
		2.7 V to 3.6 V	–		2.0	–	V_{CC} + 0.3	
		4.5 V to 5.5 V	–		2.2	–	V_{CC} + 0.5	
V_{IL}[7, 10]	Input LOW voltage	1.65 V to 2.2 V	–		–0.2	–	0.4	V
		2.2 V to 2.7 V	–		–0.3	–	0.6	
		2.7 V to 3.6 V	–		–0.3	–	0.8	
		4.5 V to 5.5 V	–		–0.5	–	0.8	
I_{IX}	Input leakage current		GND ≤ V_{IN} ≤ V_{CC}(for all pins except $\overline{DS}$) V_{IN} = GND (or) V_{IN} ≥ V_{IH} (for DS pin only)		–1.0	–	+1.0	µA
I_{OZ}	Output leakage current		GND ≤ V_{OUT} ≤ V_{CC}, Output disabled		–1.0	–	+1.0	µA
I_{CC}	V_{CC} operating supply current		V_{CC} = Max, I_{OUT} = 0 mA, CMOS levels	f = 100 MHz	–	90.0	110.0	mA
				f = 66.7 MHz	–	70.0	80.0	
I_{SB1}	Standby current – TTL inputs		Max V_{CC}, $\overline{CE}$[11] ≥ V_{IH}, V_{IN} ≥ V_{IH} or V_{IN} ≤ V_{IL}, f = f_{MAX}		–	–	40.0	mA
I_{SB2}	Standby current – CMOS inputs		Max V_{CC}, $\overline{CE}$[11] ≥ V_{CC} – 0.2 V, $\overline{DS}$ ≥ V_{CC} – 0.2 V, V_{IN} ≥ V_{CC} – 0.2 V or V_{IN} ≤ 0.2 V, f = 0		–	20.0	30.0	mA
I_{DS}	Deep-Sleep current		Max V_{CC}, $\overline{CE}$[11] ≥ V_{CC} – 0.2 V, $\overline{DS}$ ≤ 0.2 V, V_{IN} ≥ V_{CC} – 0.2 V or V_{IN} ≤ 0.2 V, f = 0		–	8.0	22.0	µA

Notes
7. V_{IL} (min) = –2.0 V and V_{IH} (max) = V_{CC} + 2 V for pulse durations of less than 2 ns.
8. Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested. Typical values are measured at V_{CC} = 1.8 V (for a V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for a V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for a V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.
9. This parameter is guaranteed by design and is not tested.
10. For $\overline{DS}$ pin, V_{IH} (min) is V_{CC} – 0.2 V and V_{IL} (max) is 0.2 V.
11. For all dual chip enable devices, $\overline{CE}$ is the logical combination of $\overline{CE}_1$ and CE_2. When $\overline{CE}_1$ is LOW and CE_2 is HIGH, $\overline{CE}$ is LOW; when $\overline{CE}_1$ is HIGH or CE_2 is LOW, $\overline{CE}$ is HIGH.

Capacitance

Parameter [12]	Description	Test Conditions	All packages	Unit
C_{IN}	Input capacitance	$T_A = 25\ °C$, f = 1 MHz, $V_{CC(typ)}$	10	pF
C_{OUT}	I/O capacitance		10	pF

Thermal Resistance

Parameter [12]	Description	Test Conditions	48-ball VFBGA	54-pin TSOP II	48-pin TSOP I	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board	31.50	93.63	57.99	°C/W
Θ_{JC}	Thermal resistance (junction to case)		15.75	21.58	13.42	°C/W

AC Test Loads and Waveforms

Figure 6. AC Test Loads and Waveforms[13]

Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	Ω
R2	1538	351	351	Ω
V_{TH}	$V_{CC}/2$	1.5	1.5	V
V_{HIGH}	1.8	3.0	3.0	V

Notes
12. Tested initially and after any design or process changes that may affect these parameters.
13. Full-device AC operation assumes a 100-μs ramp time from 0 to V_{CC} (min) and 100-μs wait time after V_{CC} stabilizes to its operational value.

Data Retention Characteristics

Over the Operating Range of −40 °C to +85 °C

Parameter	Description	Conditions	Min	Max	Unit
V_{DR}	V_{CC} for data retention		1.0	–	V
I_{CCDR}	Data retention current	$V_{CC} = V_{DR}$, $\overline{CE} \geq V_{CC} - 0.2$ V, $\overline{DS} \geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V	–	30.0	mA
t_{CDR} [14]	Chip deselect to data retention time		0	–	ns
t_R [14]	Operation recovery time	2.2 V < $V_{CC} \leq 5.5$ V	10.0	–	ns
		$V_{CC} \leq 2.2$ V	15.0	–	ns

Data Retention Waveform

Figure 7. Data Retention Waveform[15, 16]

Notes
14. These parameters are guaranteed by design and are not tested.
15. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC} (min) ≥ 100 μs or stable at V_{CC} (min) ≥ 100 μs.
16. For all dual chip enable devices, $\overline{CE}$ is the logical combination of $\overline{CE}_1$ and CE_2. When $\overline{CE}_1$ is LOW and CE_2 is HIGH, $\overline{CE}$ is LOW; when $\overline{CE}_1$ is HIGH or CE_2 is LOW, $\overline{CE}$ is HIGH.

Deep-Sleep Mode Characteristics

Over the Operating Range of –40 °C to +85 °C

Parameter	Description	Conditions	Min	Max	Unit
I_{DS}	Deep Sleep Mode current	$V_{CC} = V_{CC}$ (max), $\overline{CE}$[17] $\geq V_{CC} - 0.2$ V, $\overline{DS} \leq 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V	–	22	µA
t_{CEDS} [17, 18]	Time between de-assertion of $\overline{CE}$[17] and assertion of $\overline{DS}$		100	–	ns
t_{DS} [17, 18]	$\overline{DS}$ assertion to Deep Sleep mode transition time		–	1	ms
t_{DSCE} [17, 18]	Time between de-assertion of $\overline{DS}$ and assertion of $\overline{CE}$[17]		1	–	ms

Figure 8. Active, Standby, and Deep-Sleep Operation Modes [19]

Notes
17. Address, data, and control lines should not toggle within t_{DS}. They should be fixed to one of the logic levels - V_{IH} or V_{IL}.
18. These parameters are guaranteed by design and are not tested.
19. For all dual chip enable devices, $\overline{CE}$ is the logical combination of $\overline{CE_1}$ and CE_2. When $\overline{CE_1}$ is LOW and CE_2 is HIGH, $\overline{CE}$ is LOW; when $\overline{CE_1}$ is HIGH or CE_2 is LOW, $\overline{CE}$ is HIGH.

AC Switching Characteristics

Over the operating range of –40 °C to +85 °C

Parameter [20, 21]	Description	10 ns		15 ns		Unit
		Min	Max	Min	Max	
Read Cycle						
t_{power}	V_{CC} (stable) to the first access [22, 23]	100.0	–	100.0	–	µs
t_{RC}	Read cycle time	10.0	–	15.0	–	ns
t_{AA}	Address to data valid / ERR valid	–	10.0	–	15.0	ns
t_{OHA}	Data / ERR hold from address change	3.0	–	3.0	–	ns
t_{ACE}	$\overline{CE}$ LOW to data valid / ERR valid	–	10.0	–	15.0	ns
t_{DOE}	$\overline{OE}$ LOW to data valid / ERR valid	–	5.0	–	8.0	ns
t_{LZOE}	$\overline{OE}$ LOW to low Z [24, 25, 26]	0	–	1.0	–	ns
t_{HZOE}	$\overline{OE}$ HIGH to high Z [24, 25, 26]	–	5.0	–	8.0	ns
t_{LZCE}	$\overline{CE}$ LOW to low Z [24, 25, 26, 27]	3.0	–	3.0	–	ns
t_{HZCE}	$\overline{CE}$ HIGH to high Z [24, 25, 26, 27]	–	5.0	–	8.0	ns
t_{PU}	$\overline{CE}$ LOW to power-up [23]	0	–	0	–	ns
t_{PD}	$\overline{CE}$ HIGH to power-down [23]	–	10.0	–	15.0	ns
t_{DBE}	Byte enable to data valid	–	5.0	–	8.0	ns
t_{LZBE}	Byte enable to low Z [24, 25]	0	–	1.0	–	ns
t_{HZBE}	Byte disable to high Z [24, 25]	–	5.0	–	8.0	ns
Write Cycle [28, 29]						
t_{WC}	Write cycle time	10.0	–	15.0	–	ns
t_{SCE}	$\overline{CE}$ LOW to write end [27]	7.0	–	12.0	–	ns
t_{AW}	Address setup to write end	7.0	–	12.0	–	ns
t_{HA}	Address hold from write end	0	–	0	–	ns
t_{SA}	Address setup to write start	0	–	0	–	ns
t_{PWE}	$\overline{WE}$ pulse width	7.0	–	12.0	–	ns
t_{SD}	Data setup to write end	5.0	–	8.0	–	ns
t_{HD}	Data hold from write end	0	–	0	–	ns
t_{LZWE}	$\overline{WE}$ HIGH to low Z [24, 25, 26]	3.0	–	3.0	–	ns
t_{HZWE}	$\overline{WE}$ LOW to high Z [24, 25, 26]	–	5.0	–	8.0	ns
t_{BW}	Byte Enable to End of Write	7.0	–	12.0	–	ns

Notes
20. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for $V_{CC} \geq 3$ V) and $V_{CC}/2$ (for $V_{CC} < 3$ V), and input pulse levels of 0 to 3 V (for $V_{CC} \geq 3$ V), and 0 to V_{CC} (for $V_{CC} < 3$V). Test conditions for the read cycle use the output loading shown in part (a) of Figure 6 on page 8, unless specified otherwise
21. DS must be HIGH for chip access. Refer to AN89371 for details.
22. t_{POWER} gives the minimum amount of time that the power supply is at stable V_{CC} until the first memory access is performed.
23. These parameters are guaranteed by design and are not tested.
24. t_{HZOE}, t_{HZCE}, t_{HZWE}, and t_{HZBE} are specified with a load capacitance of 5 pF, as shown in part (b) of Figure 6 on page 8. Hi-Z, Lo-Z transition is measured ±200 mV from steady state voltage.
25. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZBE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device.
26. Tested initially and after any design or process changes that may affect these parameters.
27. For all dual chip enable devices, $\overline{CE}$ is the logical combination of $\overline{CE_1}$ and CE_2. When $\overline{CE_1}$ is LOW and CE_2 is HIGH, $\overline{CE}$ is LOW; when $\overline{CE_1}$ is HIGH or CE_2 is LOW, $\overline{CE}$ is HIGH.
28. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$, and $\overline{BHE}$ or $\overline{BLE} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
29. The minimum write pulse width for Write Cycle No. 2 ($\overline{WE}$ controlled, $\overline{OE}$ LOW) should be the sum of t_{HZWE} and t_{SD}.

Switching Waveforms

Figure 9. Read Cycle No. 1 of CY7S1061G (Address Transition Controlled) [30, 31]


Figure 10. Read Cycle No. 2 of CY7S1061GE (Address Transition Controlled) [30, 31]

Notes
30. The device is continuously selected. $\overline{OE}$= V_{IL}, $\overline{CE}$ = V_{IL}, $\overline{BHE}$ or $\overline{BLE}$ or both = V_{IL}.
31. $\overline{WE}$ is HIGH for read cycle.

Switching Waveforms (continued)

Figure 11. Read Cycle No. 3 ($\overline{OE}$ Controlled) [32, 33, 34]

Figure 12. Write Cycle No. 1 ($\overline{CE}$ Controlled) [33, 35, 36]

Notes
32. $\overline{WE}$ is HIGH for read cycle.
33. For all dual chip enable devices, $\overline{CE}$ is the logical combination of $\overline{CE}_1$ and CE_2. When $\overline{CE}_1$ is LOW and CE_2 is HIGH, $\overline{CE}$ is LOW; when $\overline{CE}_1$ is HIGH or CE_2 is LOW, $\overline{CE}$ is HIGH.
34. Address valid prior to or coincident with $\overline{CE}$ LOW transition.
35. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$ and $\overline{BHE}$ or $\overline{BLE} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
36. Data I/O is in high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or $\overline{BHE}$, and/or $\overline{BLE} = V_{IH}$.
37. During this period, the I/Os are in output state. Do not apply input signals.

Switching Waveforms (continued)

Figure 13. Write Cycle No. 2 ($\overline{WE}$ Controlled, $\overline{OE}$ LOW) [38, 39, 40, 41]

Figure 14. Write Cycle No. 3 ($\overline{WE}$ controlled) [38, 40, 41]

Notes
38. For all dual chip enable devices, $\overline{CE}$ is the logical combination of $\overline{CE}_1$ and CE_2. When $\overline{CE}_1$ is LOW and CE_2 is HIGH, $\overline{CE}$ is LOW; when $\overline{CE}_1$ is HIGH or CE_2 is LOW, $\overline{CE}$ is HIGH.
39. The minimum write pulse width for Write Cycle No. 2 ($\overline{WE}$ controlled, $\overline{OE}$ LOW) should be sum of t_{HZWE} and t_{SD}.
40. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$ and $\overline{BHE}$ or $\overline{BLE} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
41. Data I/O is in high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or $\overline{BHE}$, and/or $\overline{BLE} = V_{IH}$.
42. During this period, the I/Os are in output state. Do not apply input signals.

Switching Waveforms (continued)

Figure 15. Write Cycle No. 3 ($\overline{BLE}$ or $\overline{BHE}$ Controlled) [43, 44, 45]

Notes
43. For all dual chip enable devices, $\overline{CE}$ is the logical combination of $\overline{CE_1}$ and CE_2. When $\overline{CE_1}$ is LOW and CE_2 is HIGH, $\overline{CE}$ is LOW; when $\overline{CE_1}$ is HIGH or CE_2 is LOW, $\overline{CE}$ is HIGH.
44. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$ and $\overline{BHE}$ or $\overline{BLE} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
45. Data I/O is in high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$, or $\overline{BHE}$, and/or $\overline{BLE} = V_{IH}$.
46. During this period, the I/Os are in output state. Do not apply input signals.

Truth Table

$\overline{DS}$	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	$\overline{BLE}$	$\overline{BHE}$	I/O$_0$–I/O$_7$	I/O$_8$–I/O$_{15}$	Mode	Power
H	H	X[47]	X[47]	X[47]	X[47]	High-Z	High-Z	Standby	Standby (I$_{SB}$)
H	L	L	H	L	L	Data out	Data out	Read all bits	Active (I$_{CC}$)
H	L	L	H	L	H	Data out	High-Z	Read lower bits only	Active (I$_{CC}$)
H	L	L	H	H	L	High-Z	Data out	Read upper bits only	Active (I$_{CC}$)
H	L	X	L	L	L	Data in	Data in	Write all bits	Active (I$_{CC}$)
H	L	X	L	L	H	Data in	High-Z	Write lower bits only	Active (I$_{CC}$)
H	L	X	L	H	L	High-Z	Data in	Write upper bits only	Active (I$_{CC}$)
H	L	H	H	X	X	High-Z	High-Z	Selected, outputs disabled	Active (I$_{CC}$)
L[48]	H	X	X	X	X	High-Z	High-Z	Deep Sleep	Deep-Sleep Ultra Low Power (I$_{DS}$)
L	L	X	X	X	X	–	–	Invalid mode[49]	–
H	L	X	X	H	H	High-Z	High-Z	Selected, outputs disabled	Active (I$_{CC}$)

ERR Output – CY7S1061GE

Output [50]	Mode
0	Read operation, no single-bit error in the stored data.
1	Read operation, single-bit error detected and corrected.
High-Z	Device deselected or outputs disabled or Write operation

Notes
47. The input voltage levels on these pins should be either at V$_{IH}$ or V$_{IL}$.
48. V$_{IL}$ on $\overline{DS}$ must be $\leq$ 0.2 V.
49. This mode does not guarantee data retention. Power cycling needs to be performed for the device to return to normal operation.
50. ERR is an Output pin. If not used, this pin should be left floating.

Ordering Information

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type All (Pb-free)	ERR Pin/ Ball	Operating Range
15	1.65 V–2.2 V	CY7S1061G18-15ZSXI	51-85160	54-pin TSOP II	No	Industrial
10	2.2 V–3.6 V	CY7S1061G30-10ZSXI	51-85160	54-pin TSOP II	No	
		CY7S1061G30-10BVXI	51-85150	48-ball VFBGA	No	
		CY7S1061GE30-10BVXI			Yes	
		CY7S1061G30-10ZXI	51-85183	48-pin TSOP I	No	
		CY7S1061GE30-10ZXI			Yes	
	4.5 V–5.5 V	CY7S1061GE-10ZXI	51-85183	48-pin TSOP I	Yes	

Ordering Code Definitions

CY 7 S 1 06 1 G E 30 - 10 XX X I

Temperature Range:
I = Industrial

Pb-free

Package Type: XX = BV or Z or ZS
BV = 48-ball VFBGA; Z = 48-pin TSOP I; ZS = 54-pin TSOP II

Speed: 10 ns

Voltage Range:
30 = 3-V typ; 18 = 1.8-V typ; no character = 5-V typ

ERR output

Revision Code "G": Process Technology – 65 nm

Data width: 1 = × 16-bits

Density: 06 = 16-Mbit

Family Code: 1 = Fast Asynchronous SRAM family

S = Deep-Sleep feature

Marketing Code: 7 = SRAM

Company ID: CY = Cypress

Package Diagrams

Figure 16. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline

NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD)
              posted on the Cypress web.

51-85150 *H

Package Diagrams (continued)

Figure 17. 48-pin TSOP I (12 × 18.4 × 1.0 mm) Z48A Package Outline

DIMENSIONS IN INCHES[MM] $\frac{\text{MIN.}}{\text{MAX.}}$

JEDEC # MO-142

51-85183 *D

Package Diagrams (continued)

Figure 18. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Z54-II Package Outline

51-85160 *E

Acronyms

Acronym	Description
$\overline{\text{BHE}}$	Byte High Enable
$\overline{\text{BLE}}$	Byte Low Enable
$\overline{\text{CE}}$	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/output
$\overline{\text{OE}}$	Output Enable
SRAM	Static random access memory
TTL	Transistor-transistor logic
VFBGA	Very fine-pitch ball grid array
$\overline{\text{WE}}$	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY7S1061G/CY7S1061GE, 16-Mbit (1 M words × 16 bit) Static RAM with PowerSnooze™ and ECC Document Number: 001-79707				
Rev.	**ECN No.**	**Orig. of Change**	**Submission Date**	**Description of Change**
*M	4791835	NILE	06/10/2015	Changed datasheet status to Final

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

All products and company names mentioned in this document may be the trademarks of their respective holders.