

# FLEx36™ 3.3 V (64 K × 36) Synchronous Dual-Port RAM

#### **Features**

- True dual-ported memory cells that enable simultaneous access of the same memory location
- Synchronous pipelined operation
- Pipelined output mode allows fast operation
- 0.18 micron complementary metal oxide semiconductor (CMOS) for optimum speed and power
- High speed clock to data access
- 3.3 V low power
  - □ Active as low as 225 mA (typ.)
  - □ Standby as low as 55 mA (typ.)
- Mailbox function for message passing
- Global master reset
- Separate byte enables on both ports
- Commercial and industrial temperature ranges
- IEEE 1149.1-compatible joint test action group (JTAG) boundary scan
- 256 Ball fine-pitch ball grid array (FBGA) (1-mm pitch)
- Counter wrap around control
  - □ Internal mask register controls counter wrap-around
  - Counter-interrupt flags to indicate wrap-around
  - ☐ Memory block retransmit operation
- Counter readback on address lines
- Mask register readback on address lines
- Dual chip enables on both ports for easy depth expansion
- Seamless migration to next-generation dual-port family

#### **Functional Description**

The FLEx36™ family includes 2-Mbit pipelined, synchronous, true dual-port static RAMs that are high speed, low power 3.3 V CMOS. Two ports are provided, permitting independent, simultaneous access to any location in memory. A particular port can write to a certain location while another port is reading that location. The result of writing to the same location by more than one port at the same time is undefined. Registers on control, address, and data lines allow for minimal setup and hold time.

During a Read operation, data is registered for decreased cycle time. Each port contains a burst counter on the input address register. After externally loading the counter with the initial address, the counter increments the address internally (more details to follow). The internal Write pulse width is independent of the duration of the R/W input signal. The internal Write pulse is self-timed to allow the shortest possible cycle times.

A HIGH on  $\overline{\text{CE0}}$  or LOW on CE1 for one clock cycle powers down the internal circuitry to reduce the static power consumption. One cycle with chip enables asserted is required to reactivate the outputs.

Additional features include: readback of burst-counter internal address value on address lines, counter-mask registers to control the counter wrap-around, counter interrupt (CNTINT) flags, readback of mask register value on address lines, retransmit functionality, interrupt flags for message passing, JTAG for boundary scan, and asynchronous Master Reset (MRST).

# **Seamless Migration to Next-Generation Dual-Port Family**

Cypress offers a migration path for all devices in this family to the next-generation devices in the Dual-Port family with a compatible footprint. Please contact Cypress Sales for more details.

For a complete list of related documentation, click here.


#### **Product Selection Guide**

Density	2-Mbit (64 K × 36)			
Part number	CYD02S36V/36VA			
Max. speed (MHz)	167			
Max. access time - clock to data (ns)	4.4			
Typical operating current (mA)	225			
Package	256 FBGA (17 mm x 17 mm)			

Cypress Semiconductor Corporation
Document Number: 38-06076 Rev. \*M



# **Logic Block Diagram**



# CYD02S36V/36VA



#### Contents

Pin Configurations	4
Pin Definitions	5
Master Reset	6
Mailbox Interrupts	6
Address Counter and Mask Register Operations	6
Counter Reset Operation	
Counter Load Operation	7
Counter Increment Operation	8
Counter Hold Operation	8
Counter Interrupt	8
Counter Readback Operation	8
Retransmit	8
Mask Reset Operation	8
Mask Load Operation	8
Mask Readback Operation	8
Counting by Two	
IEEE 1149.1 Serial Boundary Scan (JTAG) <sup>[18]</sup>	10
Performing a TAP Reset	10
Performing a Pause/Restart	
Maximum Ratings	12
Operating Pange	12

Electrical Characteristics	12
Capacitance	12
Switching Characteristics	13
JTAG Timing	
JTAG Switching Waveform	
Switching Waveforms	
Ordering Information	
64 K × 36 (2-Mbit) 3.3 V	
Synchronous CYD02S36V Dual-Port SRAM	25
Ordering Code Definitions	25
Package Diagram	
Acronyms	
Document Conventions	
Units of Measure	27
Document History Page	28
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	29
Cypress Developer Community	
Technical Support	20



# **Pin Configurations**

	Figure 1. Pin Diagram - 256-ball FBGA (Top View)															
	CYD02S36V/36VA															
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
A	DQ32L	DQ30L	DQ28L	DQ26L	DQ24L	DQ22L	DQ20L	DQ18L	DQ18R	DQ20R	DQ22R	DQ24R	DQ26R	DQ28R	DQ30R	DQ32R
В	DQ33L	DQ31L	DQ29L	DQ27L	DQ25L	DQ23L	DQ21L	DQ19L	DQ19R	DQ21R	DQ23R	DQ25R	DQ27R	DQ29R	DQ31R	DQ33R
С	DQ34L	DQ35L	RETL [1,2]	ĪNTL	NC [1,4]	NC [1,4]	REVL [1,3]	TRST [1,4]	MRST	NC [1,4]	NC [1,4]	NC [1,4]	ĪNTR	RETR [1,2]	DQ35R	DQ34R
D	A0L	A1L	WRPL [1,2]	VREFL [1,3]	FTSELL [1,2]	LOWSP DL [1,3]	VSS	VTTL	VTTL	VSS	<u>L</u> OWSP DR [1,3]	FTSEL R [1,2]	VREFL [1,3]	WRPR [1,2]	A1R	A0R
E	A2L	A3L	CE0L	CE1L	VDDIOL	VDDIOL	VDDIOL	VCORE	VCORE	VDDIO R	VDDIO R	VDDIO R	CE1R	CE0R	A3R	A2R
F	A4L	A5L	CNTINTL	BE3L	VDDIOL	VSS	VSS	VSS	VSS	VSS	VSS	VDDIO R	BE3R	CNTINTR	A5R	A4R
G	A6L	A7L	BUSYL [1,4]	BE2L	REV <sub>L</sub> [1,2]	VSS	VSS	VSS	VSS	VSS	VSS	VDDIO R	BE2R	BUSYR [1,4]	A7R	A6R
н	A8L	A9L	CL	VTTL	VCORE	VSS	VSS	VSS	VSS	VSS	VSS	VCORE	VTTL	CR	A9R	A8R
J	A10L	A11L	VSS	PORTST D1L [1,3]	VCORE	VSS	VSS	VSS	VSS	VSS	VSS	VCORE	PORTSTD 1R [1,3]	VSS	A11R	A10R
K	A12L	A13L	ŌĒL	BE1L	VDDIOL	VSS	VSS	VSS	VSS	VSS	VSS	VDDIO R	BE1R	ŌĒR	A13R	A12R
L	A14L	A15L	ADSL	BE0L	VDDIOL	VSS	VSS	VSS	VSS	VSS	VSS	VDDIO R	BE0R	ADSR	A15R	A14R
М	NC [1,4]	NC [1,4]	R/WL	REVL [1,3]	VDDIOL	VDDIOL	VDDIOL	VCORE	VCORE	VDDIO R	VDDIO R	VDDIO R	REVR [1,3]	R/WR	NC [1,4]	NC [1,4]
N	NC [1,4]	NC [1,4]	CNT/ MSKL	VREFL [1,3]	PortST D0L [1,3]	READY L [1,4]	REV <sub>L</sub> [1,2]	VTTL	VTTL	REV <sub>R</sub> [1,2]	READY R [1,4]	PortST D0R [1,3]	VREFR [1,3]	CNT/ MSKR	NC [1,4]	NC [1,4]
P	DQ16L	DQ17L	CNTENL	CNTRSTL	NC [1,4]	NC [1,4]	TCK	TMS	TDO	TDI	NC [1,4]	NC [1,4]	CNTRSTR	CNTENR	DQ17R	DQ16R
R	DQ15L	DQ13L	DQ11L	DQ9L	DQ7L	DQ5L	DQ3L	DQ1L	DQ1R	DQ3R	DQ5R	DQ7R	DQ9R	DQ11R	DQ13R	DQ15R
Т	DQ14L	DQ12L	DQ10L	DQ8L	DQ6L	DQ4L	DQ2L	DQ0L	DQ0R	DQ2R	DQ4R	DQ6R	DQ8R	DQ10R	DQ12R	DQ14R

- 1. This ball represents a next generation Dual-Port feature. For more information about this feature, contact Cypress Sales.
  2. Connect this ball to VDDIO. For more information about this next generation Dual-Port feature contact Cypress Sales.
  3. Connect this ball to VSS. For more information about this next generation Dual-Port feature, contact Cypress Sales.
  4. Leave this ball unconnected. For more information about this feature, contact Cypress Sales.



### **Pin Definitions**

Left Port Right Port		Description				
A <sub>0L</sub> -A <sub>15L</sub>	A <sub>0R</sub> -A <sub>15R</sub>	Address inputs				
BE <sub>0L</sub> -BE <sub>3L</sub>	BE <sub>0R</sub> –BE <sub>3R</sub>	<b>Byte enable inputs</b> . Asserting these signals enables Read and Write operations to the corresponding bytes of the memory array.				
BUSY <sub>L</sub> <sup>[5,8]</sup>	BUSY <sub>R</sub> [5,8]	Port busy output. When the collision is detected, a BUSY is asserted.				
C <sub>L</sub>	C <sub>R</sub>	Input clock signal				
CE0 <sub>L</sub>	CE0 <sub>R</sub>	Active low chip enable input				
CE1 <sub>L</sub>	CE1 <sub>R</sub>	Active high chip enable input				
DQ <sub>0L</sub> -DQ <sub>35L</sub>	$DQ_{0R}$ – $DQ_{35R}$	Data bus input/output.				
ŌĒL	ŌĒ <sub>R</sub>	<b>Output enable input</b> . This asynchronous signal must be asserted LOW to enable the DQ data pins during read operations.				
INT <sub>L</sub>	ÎNT <sub>R</sub>	<b>Mailbox interrupt flag output.</b> The mailbox permits communications between ports. The upper two memory locations can be used for message passing. $\overline{\text{INT}}_{\text{L}}$ is asserted LOW when the right port writes to the mailbox location of the left port, and vice versa. An interrupt to a port is deasserted HIGH when it reads the contents of its mailbox.				
LowSPD <sub>L</sub> <sup>[5,7]</sup>	LowSPD <sub>R</sub> <sup>[5,7]</sup>	Port low speed select input.				
	PORTSTD[1:0] <sub>R</sub> <sup>[5,7]</sup>	Port address/control/data io standard select inputs.				
R/W <sub>L</sub>	$R/\overline{W}_R$	<b>Read/write enable input</b> . Assert this pin LOW to write to, or HIGH to Read from the dual port memory array.				
READY <sub>L</sub> <sup>[5,8]</sup>	READY <sub>R</sub> <sup>[5,8]</sup>	Port ready output. This signal is asserted when a port is ready for normal operation.				
CNT/MSK <sub>L</sub>	CNT/MSK <sub>R</sub>	Port counter/mask select input. Counter control input.				
ADS <sub>L</sub>	ADS <sub>R</sub>	Port counter address load strobe input. Counter control input.				
CNTENL	CNTENR	Port counter enable input. Counter control input.				
CNTRST <sub>L</sub>	CNTRST <sub>R</sub>	Port counter reset input. Counter control input.				
CNTINT	CNTINT <sub>R</sub>	<b>Port counter interrupt output</b> . This pin is asserted LOW when the unmasked portion of the counter is incremented to all "1s".				
WRP <sub>L</sub> <sup>[5,6]</sup>	WRP <sub>R</sub> <sup>[5,6]</sup>	Port counter wrap input. The burst counter wrap control input.				
RET <sub>L</sub> <sup>[5,6]</sup>	RET <sub>R</sub> <sup>[5,6]</sup>	Port counter retransmit input. Counter control input.				
FTSEL <sub>L</sub> <sup>[5,6]</sup>	FTSEL <sub>R</sub> <sup>[5,6]</sup>	<b>Flow-through select</b> . Use this pin to select Flow-Through mode. When is de-asserted, the device is in pipelined mode.				
VREF <sub>L</sub> <sup>[5,7]</sup>	VREF <sub>R</sub> <sup>[5,7]</sup>	Port external high-speed io reference input.				
$V_{DDIOL}$	$V_{DDIOR}$	Port I/O power supply.				
REV <sub>L</sub> [5, 6, 7]	REV <sub>R</sub> <sup>[5, 6, 7]</sup>	Reserved pins for future features.				
MRST		<b>Master reset input.</b> MRST is an asynchronous input signal and affects both ports. A maser reset operation is required at power up.				
TRST <sup>[5,8]</sup>		JTAG reset input.				
TMS		<b>JTAG test mode select input</b> . It controls the advance of JTAG TAP state machine. State machine transitions occur on the rising edge of TCK.				
TDI		JTAG test data input. Data on the TDI input is shifted serially into selected registers.				
TC	CK	JTAG test clock input.				
TC	00	<b>JTAG test data output</b> . TDO transitions occur on the falling edge of TCK. TDO is normally three-stated except when captured data is shifted out of the JTAG TAP.				
Vs	SS	Ground inputs.				

- Notes
  5. This ball represents a next generation Dual-Port feature. For more information about this feature, contact Cypress Sales.
  6. Connect this ball to VDDIO. For more information about this next generation Dual-Port feature contact Cypress Sales.
  7. Connect this ball to VSS. For more information about this next generation Dual-Port feature, contact Cypress Sales.
  8. Leave this ball unconnected. For more information about this feature, contact Cypress Sales.



#### Pin Definitions (continued)

Left Port	Right Port	Description		
V <sub>CORE</sub> <sup>[9]</sup>		Core power supply.		
$V_{TTL}$		LVTTI power supply for JTAG IOs		

#### Master Reset

The FLEx36 family devices undergo a complete reset by taking its MRST input LOW. The MRST input can switch asynchronously to the clocks. An MRST initializes the internal burst counters to zero, and the counter mask registers to all ones (completely unmasked). MRST also forces the Mailbox Interrupt (INT) flags and the Counter Interrupt (CNTINT) flags HIGH. MRST must be performed on the FLEx36 family devices after power up.

#### Mailbox Interrupts

The upper two memory locations may be used for message passing and permit communications between ports. Table 1 shows the interrupt operation for both ports of CYD02S36V/36VA. The highest memory location, FFFF is the mailbox for the right port and FFFE is the mailbox for the left port. Table 1 shows that to set the INT<sub>R</sub> flag, a Write operation by the left port to address FFFF asserts INT<sub>R</sub> LOW. At least one byte must be active for a Write to generate an interrupt. A valid Read of the FFFF location by the right port resets INT<sub>R</sub> HIGH. At least one byte must be active in order for a Read to reset the interrupt. When one port Writes to the other port's mailbox, the INT of the port that the mailbox belongs to is asserted LOW. The INT is reset when the owner (port) of the mailbox Reads the contents of the mailbox. The interrupt flag is set in a flow-thru mode (i.e., it follows the clock edge of the writing port). Also, the flag is reset in a flow-thru mode (i.e., it follows the clock edge of the reading port).

Each port can read the other port's mailbox without resetting the interrupt. And each port can write to its own mailbox without setting the interrupt. If an application does not require message passing, INT pins must be left open.

Table 1. Interrupt Operation Example [10, 11, 12, 13]

### Address Counter and Mask Register **Operations**

Each port of these devices has a programmable burst address counter. The burst counter contains three registers: a counter register, a mask register, and a mirror register.

The counter register contains the address used to access the RAM array. It is changed only by the Counter Load. Increment. Counter Reset, and by master reset (MRST) operations.

The mask register value affects the Increment and Counter Reset operations by preventing the corresponding bits of the counter register from changing. It also affects the counter interrupt output (CNTINT). The mask register is changed only by the Mask Load and Mask Reset operations, and by the MRST. The mask register defines the counting range of the counter register. It divides the counter register into two regions: zero or more "0s" in the most significant bits define the masked region, one or more "1s" in the least significant bits define the unmasked region. Bit 0 may also be "0," masking the least significant counter bit and causing the counter to increment by two instead

The **mirror register** is used to reload the counter register on increment operations (see "retransmit," below). It always contains the value last loaded into the counter register, and is changed only by the Counter Load, and Counter Reset operations, and by the MRST.

Table 2 on page 7 summarizes the operation of these registers and the required input control signals. The MRST control signal is asynchronous. All the other control signals in Table 2 on page 7 (CNT/MSK, CNTRST, ADS, CNTEN) are synchronized to the port's CLK. All these counter and mask operations are independent of the port's chip enable inputs (CE0 and CE1).

· ·	-							
Function		Left Port	Right Port					
Function	R/W <sub>L</sub>	CEL	A <sub>0L-15L</sub>	INT <sub>L</sub>	R/W <sub>R</sub>	CER	A <sub>0R-15R</sub>	INT <sub>R</sub>
Set Right INT <sub>R</sub> Flag	L	L	FFFF	Х	Х	Х	X	L
Reset Right INT <sub>R</sub> Flag	Х	Х	Х	Х	Н	L	FFFF	Н
Set Left INT <sub>L</sub> Flag	Х	Х	Х	L	L	L	FFFE	Х
Reset Left INT <sub>L</sub> Flag	Н	L	FFFE	Н	Х	Х	Х	Х

This family of Dual-Ports does not use V<sub>CORE</sub>, and these pins are internally NC. The next generation Dual-Port family, the FLEx36-E™, uses V<sub>CORE</sub> of 1.5 V or 1.8V. Please contact local Cypress FAE for more information.
 Œ is internal signal. Œ = LOW if Œ<sub>0</sub> = LOW and Œ<sub>1</sub> = HIGH. For a single Read operation, Œ only needs to be asserted once at the rising edge of the CLK and

can be deasserted after that. Data is out after the following CLK edge and is three-stated after the next CLK edge.

11. OE is "Don't Care" for mailbox operation.

<sup>12.</sup> At least one of BEO, BE1, BE2, or BE3 must be LOW.

<sup>13. &</sup>quot;X" = "Don't Care," "H" = HIGH, "L" = LOW.



Counter enable (CNTEN) inputs are provided to stall the operation of the address input and use the internal address generated by the internal counter for fast, interleaved memory applications. A port's burst counter is loaded when the port's address strobe (ADS) and CNTEN signals are LOW. When the port's CNTEN is asserted and the ADS is deasserted, the address counter increments on each LOW to HIGH transition of that port's clock signal. This Read's or Write's one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array, and loops back to the start. Counter reset (CNTRST) is used to reset the unmasked portion of the burst counter to 0s. A counter-mask register is used to control the counter wrap.

#### **Counter Reset Operation**

All unmasked bits of the counter and mirror registers are reset to "0." All masked bits remain unchanged. A Mask Reset followed by a Counter Reset resets the counter and mirror registers to 0000, as does master reset (MRST).

#### **Counter Load Operation**

The address counter and mirror registers are both loaded with the address value presented at the address lines.

Table 2. Address Counter and Counter-Mask Register Control Operation (Any Port) [14, 15]

CLK	MRST	CNT/MSK	CNTRST	ADS	CNTEN	Operation	Description
Х	L	Х	Х	Х	Х	Masterreset	Reset address counter to all 0s and mask register to all 1s.
	Н	Н	L	Х	Х	Counter reset	Reset counter unmasked portion to all 0s.
	Н	Н	Н	L	L	Counter load	Load counter with external address value presented on address lines.
	Н	Н	Н	L	Н	Counter readback	Read out counter internal value on address lines.
	Н	Н	Н	Н	L	Counter increment	Internally increment address counter value.
	Н	Н	Н	Н	Н	Counter hold	Constantly hold the address value for multiple clock cycles.
	Н	L	L	Х	Х	Mask reset	Reset mask register to all 1s.
	Н	L	Н	L	L	Mask load	Load mask register with value presented on the address lines.
	Н	L	Н	L	Н	Mask readback	Read out mask register value on address lines.
	Н	L	Н	Н	Х	Reserved	Operation undefined

<sup>14. &</sup>quot;X" = "Don't Care," "H" = HIGH, "L" = LOW.

<sup>15.</sup> Counter operation and mask register operation is independent of chip enables.



#### Counter Increment Operation

Once the address counter register is initially loaded with an external address, the counter can internally increment the address value, potentially addressing the entire memory array. Only the unmasked bits of the counter register are incremented. The corresponding bit in the mask register must be a "1" for a counter bit to change. The counter register is incremented by 1 if the least significant bit is unmasked, and by 2 if it is masked. If all unmasked bits are "1," the next increment wraps the counter back to the initially loaded value. If an Increment results in all the unmasked bits of the counter being "1s," a counter interrupt flag (CNTINT) is asserted. The next Increment returns the counter register to its initial value, which was stored in the mirror register. The counter address can instead be forced to loop to 0000 by externally connecting CNTINT to CNTRST. [16] An increment that results in one or more of the unmasked bits of the counter being "0" de-asserts the counter interrupt flag. The example in

Figure 3 on page 10 shows the counter mask register loaded with a mask value of 003Fh unmasking the first 6 bits with bit "0" as the LSB and bit "16" as the MSB. The maximum value the mask register can be loaded with is FFFFh. Setting the mask register to this value allows the counter to access the entire memory space. The address counter is then loaded with an initial value of 8h. The base address bits (in this case, the 6th address through the 16th address) are loaded with an address value but do not increment once the counter is configured for increment operation. The counter address starts at address 8h. The counter increments its internal address value till it reaches the mask register value of 3Fh. The counter wraps around the memory block to location 8h at the next count. CNTINT is issued when the counter reaches its maximum value.

#### **Counter Hold Operation**

The value of all three registers can be constantly maintained unchanged for an unlimited number of clock cycles. Such operation is useful in applications where wait states are needed, or when address is available a few cycles ahead of data in a shared bus interface.

#### Counter Interrupt

The counter interrupt (CNTINT) is asserted LOW when an increment operation results in the unmasked portion of the counter register being all "1s." It is deasserted HIGH when an Increment operation results in any other value. It is also de-asserted by Counter Reset, Counter Load, Mask Reset and Mask Load operations, and by MRST.

#### **Counter Readback Operation**

The internal value of the counter register can be read out on the address lines. Readback is pipelined; the address is valid  $t_{\text{CA2}}$ 

after the next rising edge of the port's clock. If address readback occurs while the port is enabled (CE0 LOW and CE1 HIGH), the data lines (DQs) are three-stated. Figure 2 on page 9 shows a block diagram of the operation.

#### Retransmit

Retransmit is a feature that allows the Read of a block of memory more than once without the need to reload the initial address. This eliminates the need for external logic to store and route data. It also reduces the complexity of the system design and saves board space. An internal "mirror register" is used to store the initially loaded address counter value. When the counter unmasked portion reaches its maximum value set by the mask register, it wraps back to the initial value stored in this "mirror register." If the counter is continuously configured in increment mode, it increments again to its maximum value and wraps back to the value initially stored into the "mirror register." Thus, the repeated access of the same data is allowed without the need for any external logic.

#### Mask Reset Operation

The mask register is reset to all "1s," which unmasks every bit of the counter. Master reset (MRST) also resets the mask register to all "1s."

#### Mask Load Operation

The mask register is loaded with the address value presented at the address lines. Not all values permit correct increment operations. Permitted values are of the form  $2^n-1$  or  $2^n-2$ . From the most significant bit to the least significant bit, permitted values have zero or more "0s," one or more "1s," or one "0." Thus FFFF, 03FE, and 0001 are permitted values, but F0FF, 03FC, and 0000 are not.

#### **Mask Readback Operation**

The internal value of the mask register can be read out on the address lines. Readback is pipelined; the address is valid  $t_{CM2}$  after the next rising edge of the <u>port's</u> clock. If mask readback occurs while the port is enabled (CE0 LOW and CE1 HIGH), the data lines (DQs) are three-stated. Figure 2 on page 9 shows a block diagram of the operation.

#### Counting by Two

When the least significant bit of the mask register is "0," the counter increments by two. This may be used to connect the x36 devices as a 72-bit single port SRAM in which the counter of one port counts even addresses and the counter of the other port counts odd addresses. This even-odd address scheme stores one half of the 72-bit data in even memory locations, and the other half in odd memory locations.

Note

Document Number: 38-06076 Rev. \*M

<sup>16.</sup> CNTINT and CNTRST specs are guaranteed by design to operate properly at speed grade operating frequency when tied together.






Figure 2. Counter, Mask, and Mirror Logic Block Diagram<sup>[1]</sup>






Figure 3. Programmable Counter-Mask Register Operation<sup>[17]</sup>

# IEEE 1149.1 Serial Boundary Scan (JTAG)[18]

The FLEx36 family devices incorporate an IEEE 1149.1 serial boundary scan test access port (TAP). The TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1-compliant TAPs. The TAP operates using JEDEC-standard 3.3V IO logic levels. It is composed of three input connections and one output connection required by the test logic defined by the standard.

#### Performing a TAP Reset

A reset is performed by forcing TMS HIGH ( $\rm V_{DD}$ ) for five rising edges of TCK. This reset does not affect the operation of the

<u>devices</u>, and may be performed while the device is operating. An <u>MRST</u> must be performed on the devices after power up.

#### Performing a Pause/Restart

When a SHIFT-DR PAUSE-DR SHIFT-DR is performed the scan chain outputs the next bit in the chain twice. For example, if the value expected from the chain is 1010101, the device outputs a 11010101. This extra bit causes some testers to report an erroneous failure for the devices in a scan test. Therefore the tester must be configured to never enter the PAUSE-DR state.

Table 3. Identification Register Definitions

Instruction Field	Value	Description
Revision number (31:28)	0h	Reserved for version number.
Cypress device ID (27:12)	C001h	Defines Cypress part number for CYD02S36V/36VA
Cypress JEDEC ID (11:1)	034h	Allows unique identification of the DP family device vendor.
ID register presence (0)	1	Indicates the presence of an ID register.

<sup>17.</sup> The "X" in this diagram represents the counter upper bits.

<sup>18.</sup> Boundary scan is IEEE 1149.1-compatible. See "Performing a Pause/Restart" for deviation from strict 1149.1 compliance.



#### Table 4. Scan Register Sizes

Register Name	Bit Size		
Instruction	4		
Bypass	1		
Identification	32		
Boundary Scan	n <sup>[19]</sup>		

#### **Table 5. Instruction Identification Codes**

Instruction	Code	Description
EXTEST	0000	Captures the input/output ring contents. Places the BSR between the TDI and TDO.
BYPASS	1111	Places the BYR between TDI and TDO.
IDCODE	1011	Loads the IDR with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0111	Places BYR between TDI and TDO. Forces all device output drivers to a High-Z state.
CLAMP	0100	Controls boundary to 1/0. Places BYR between TDI and TDO.
SAMPLE/PRELOAD	1000	Captures the input/output ring contents. Places BSR between TDI and TDO.
NBSRST	1100	Resets the non-boundary scan logic. Places BYR between TDI and TDO.
RESERVED	All other codes	Other combinations are reserved. Do not use other than the above.

**Note**19. See details in the device BSDL files.



#### **Maximum Ratings**

Exceeding maximum ratings  $^{[20]}$  may shorten the useful life of the device. User guidelines are not tested. Storage Temperature ...... –65 °C to +150 °C Ambient Temperature with Power Applied ...... -55 °C to +125 °C Supply Voltage to Ground Potential.....-0.5 V to +4.6 V DC Voltage Applied to

Static Discharge Voltage.....> 2000 V (JEDEC JESD22-A114-2000B) Latch-up Current.....> 200 mA

DC Input Voltage ...... –0.5 V to V<sub>DD</sub> + 0.5 V<sup>[21]</sup>

#### Operating Range

Range	Ambient Temperature	V <sub>DDIO/VTTL</sub>	V <sub>CORE</sub> <sup>[22]</sup>	
Commercial	0 °C to +70 °C	3.3 V±165 mV	1.8 V±100 mV	

#### **Electrical Characteristics**

Over the Operating Range

Parameter	Description		-167			
Parameter	Description	Min	Тур	Max	Unit	
V <sub>OH</sub>	Output HIGH voltage (V <sub>DD</sub> = Min, I <sub>OH</sub> = -4.0 mA)	2.4	_	_	V	
V <sub>OL</sub>	Output LOW voltage (V <sub>DD</sub> = Min, I <sub>OL</sub> = +4.0 mA)	_	_	0.4	V	
V <sub>IH</sub>	Input HIGH voltage	2.0	_	_	V	
V <sub>IL</sub>	Input LOWvoltage	_	_	0.8	V	
I <sub>OZ</sub>	Output leakage current	-10	_	10	μА	
I <sub>IX1</sub>	Input leakage current except TDI, TMS, MRST	-10	_	10	μА	
I <sub>IX2</sub>	Input leakage current TDI, TMS, MRST	-1.0	_	0.1	mA	
I <sub>CC</sub>	Operating current for (V <sub>DD</sub> = Max.,I <sub>OUT</sub> = 0 mA), outputs disabled	-	225	300	mA	
I <sub>SB1</sub>	Standby current (both ports TTL level) $CE_L$ and $CE_R \ge V_{IH}$ , $f = f_{MAX}$	-	90	115	mA	
I <sub>SB2</sub>	Standby current (one port TTL level) $CE_L \mid CE_R \ge V_{IH}, f = f_{MAX}$		160	210	mA	
I <sub>SB3</sub>	Standby current (both ports CMOS level) $CE_L$ and $CE_R \ge V_{DD} - 0.2V$ , f = 0		55	75	mA	
I <sub>SB4</sub>	Standby current (one port CMOS level) $CE_L \mid CE_R \ge V_{IH}, f = f_{MAX}$	_	160	210	mA	
I <sub>CORE</sub> <sup>[22]</sup>	Core operating current for (V <sub>DD</sub> = Max, I <sub>OUT</sub> = 0 mA), outputs disabled	_	0	0	mA	

#### Capacitance

Part Number	Parameter <sup>[23]</sup>	Description	Test Conditions	Max	Unit
CYD02S36V/36VA/	C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>DD</sub> = 3.3 V	13	pF
	C <sub>OUT</sub>	Output capacitance		10	pF

- 20. The voltage on any input or IO pin cannot exceed the power pin during power up. 21. Pulse width < 20 ns.

<sup>22.</sup> This family of Dual-Ports does not use V<sub>CORE</sub>, and these pins are internally NC. The next generation Dual-Port family, the FLEx36-E<sup>™</sup>, uses V<sub>CORE</sub> of 1.5V or 1.8V. Please contact local Cypress FAE for more information

<sup>23.</sup> C<sub>OUT</sub> also references C<sub>IO</sub>.




OUTPUT C = 10 pF C = 10 pF C = 15 pF C = 5 pF C = 435 C C = 435 C

Figure 4. AC Test Load and Waveforms



### (b) Three-state Delay (Load 2)



# **Switching Characteristics**

Over the Operating Range

		-1	-167		
Parameter	Description	CYD02S36V/C	YD02S36VA	Unit	
		Min	Max		
f <sub>MAX2</sub>	Maximum operating frequency	-	167	MHz	
t <sub>CYC2</sub>	Clock cycle time	6.0	_	ns	
t <sub>CH2</sub>	Clock HIGH time	2.7	_	ns	
t <sub>CL2</sub>	Clock LOW time	2.7	_	ns	
t <sub>R</sub> <sup>[24]</sup>	Clock rise time	-	2.0	ns	
t <sub>F</sub> <sup>[24]</sup>	Clock fall time	-	2.0	ns	
t <sub>SA</sub>	Address setup time	2.3	_	ns	
t <sub>HA</sub>	Address hold time	0.6	_	ns	
t <sub>SB</sub>	Byte select setup time	2.3	_	ns	
t <sub>HB</sub>	Byte select hold time	0.6	_	ns	
t <sub>SC</sub>	Chip enable setup time	2.3	_	ns	
t <sub>HC</sub>	Chip enable hold time	0.6	-	ns	
t <sub>SW</sub>	R/W setup time	2.3	_	ns	
t <sub>HW</sub>	R/W hold time	0.6	_	ns	
t <sub>SD</sub>	Input data setup time	2.3	_	ns	
t <sub>HD</sub>	Input data hold time	0.6	-	ns	
t <sub>SAD</sub>	ADS setup time	2.3	-	ns	
t <sub>HAD</sub>	ADS hold time	0.6	_	ns	
t <sub>SCN</sub>	CNTEN setup time	2.3	_	ns	
t <sub>HCN</sub>	CNTEN hold time	0.6	-	ns	
t <sub>SRST</sub>	CNTRST setup time	2.3	-	ns	
t <sub>HRST</sub>	CNTRST hold time	0.6	-	ns	
t <sub>SCM</sub>	CNT/MSK setup time	2.3	-	ns	
t <sub>HCM</sub>	CNT/MSK hold time	0.6	_	ns	
t <sub>OE</sub>	Output enable to data valid	-	4.4	ns	

### Note

<sup>24.</sup> Except JTAG signals ( $t_r$  and  $t_f$  < 10 ns [max.]).



# **Switching Characteristics**

Over the Operating Range (continued)

		-1			
Parameter	Description	CYD02S36V/C	CYD02S36V/CYD02S36VA		
		Min	Max		
t <sub>OLZ</sub> <sup>[25, 26]</sup>	OE to Low Z	0	_	ns	
t <sub>OHZ</sub> [25, 26]	OE to High Z	0	4.0	ns	
t <sub>CD2</sub>	Clock to data valid	-	4.4	ns	
t <sub>CA2</sub>	Clock to counter address valid	-	4.0	ns	
t <sub>CM2</sub>	Clock to mask register readback valid	-	4.0	ns	
t <sub>DC</sub>	Data output hold after clock HIGH	1.0	_	ns	
t <sub>CKHZ</sub> [25, 26]	Clock HIGH to output high Z	0	4.0	ns	
t <sub>CKLZ</sub> <sup>[25, 26]</sup>	Clock HIGH to output low Z	1.0	4.0	ns	
t <sub>SINT</sub>	Clock to INT set time	0.5	6.7	ns	
t <sub>RINT</sub>	Clock to INT reset time	0.5	6.7	ns	
t <sub>SCINT</sub>	Clock to CNTINT set time	0.5	5.0	ns	
t <sub>RCINT</sub>	Clock to CNTINT reset time	0.5	5.0	ns	
Port to Port Delays	s				
t <sub>ccs</sub>	Clock to clock skew	5.2	_	ns	
Master Reset Timi	ng				
t <sub>RS</sub>	Master reset pulse width	5.0	_	cycles	
t <sub>RS</sub>	Master reset setup time	6.0	-	ns	
t <sub>RSR</sub>	Master reset recovery time	5.0	_	cycles	
t <sub>RSF</sub>	Master reset to outputs inactive	_	10.0	ns	
t <sub>RSINT</sub>	Master reset to counter and mailbox interrupt flag reset time	_	10.0	ns	


# **JTAG Timing**

Parameter	Description	1	167		
raiailletei	Description	Min	Max	Unit	
f <sub>JTAG</sub>	Maximum JTAG TAP controller frequency	-	10	MHz	
t <sub>TCYC</sub>	TCK clock cycle time	100	_	ns	
t <sub>TH</sub>	TCK clock HIGH time	40	-	ns	
t <sub>TL</sub>	TCK clock LOW time	40	_	ns	
t <sub>TMSS</sub>	TMS setup to TCK clock rise	10	_	ns	
t <sub>TMSH</sub>	TMS hold After TCK clock rise	10	-	ns	
t <sub>TDIS</sub>	TDI setup to TCK clock rise	10	_	ns	
t <sub>TDIH</sub>	TDI hold after TCK clock rise	10	-	ns	
t <sub>TDOV</sub>	TCK clock LOW to TDO valid	_	30	ns	
t <sub>TDOX</sub>	TCK clock LOW to TDO invalid	0	_	ns	

<sup>25.</sup> This parameter is guaranteed by design, but it is not production tested. 26. Test conditions used are Load 2.



# **JTAG Switching Waveform**



# **Switching Waveforms**

Figure 5. Master Reset







Figure 6. Read Cycle [27, 28, 29, 30, 31]



<sup>27.</sup> CE is internal signal. CE = LOW if CE0 = LOW and CE1 = HIGH. For a single Read operation, CE only needs to be asserted once at the rising edge of the CLK and be deasserted after that. Data is out after the following CLK edge and is three-stated after the next CLK edge.

28. OE is asynchronously controlled; all other inputs (excluding MRST and JTAG) are synchronous to the rising clock edge.

29. ADS = CNTEN = LOW, and MRST = CNTRST = CNT/MSK = HIGH.

<sup>30.</sup> The output is disabled (high-impedance state) by  $\overline{CE} = V_{|H}$  following the next rising edge of the clock.

31. Addresses do not have to be accessed sequentially since  $\overline{ADS} = \overline{CNTEN} = V_{|L}$  with  $\overline{CNT/MSK} = V_{|H}$  constantly loads the address on the rising edge of the CLK. Numbers are for reference only.



Figure 7. Bank Select Read<sup>[32, 33]</sup>





Figure 8. Read-to-Write-to-Read ( $\overline{OE}$  = LOW)[34, 35, 36, 37, 38]



- 33. ADS = CNTEN = BE0 = DE = LOW; MRST = CNTRST = CNT/MSK = HIGH.

  34. Addresses do not after the verb be accessed sequentially since ADS = CNTEN = V<sub>IL</sub> with CNT/MSK = V<sub>IH</sub> constantly loads the address on the rising edge of the CLK. Numbers are for reference only.

- 35. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.

  36. During "No Operation," data in memory at the selected address may be corrupted and must be rewritten to ensure data integrity.

  37.  $\overline{CE_0} = \overline{DE} = \overline{BEO} \overline{BE3} = LOW$ ;  $\overline{CE_1} = \overline{RW} = \overline{CNTRST} = \overline{MRST} = HIGH$ .

  38.  $\overline{CE_0} = \overline{BEO} \overline{BE3} = RW = LOW$ ;  $\overline{CE_1} = \overline{CNTRST} = \overline{MRST} = CNT/\overline{MSK} = HIGH$ . When  $R/\overline{W}$  first switches low, since  $\overline{OE} = LOW$ , the Write operation cannot be completed (labelled as no operation). One clock cycle is required to three-state the IO for the Write operation on the next rising edge of CLK.



Figure 9. Read-to-Write-to-Read ( $\overline{\rm OE}$  Controlled) [39, 40, 41, 42]





Figure 10. Read with Address Counter Advance<sup>[41]</sup>



- 39. Addresses do not have to be accessed sequentially since  $\overline{ADS} = \overline{CNTEN} = V_{IL}$  with  $\overline{CNT/MSK} = V_{IH}$  constantly loads the address on the rising edge of the CLK. Numbers are for reference only.

- 40. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.

  41.  $\overline{CE}_0 = \overline{DE} = \overline{BE0} \overline{BE3} = \overline{LOW}$ ;  $\overline{CE}_1 = \overline{RW} = \overline{CNTRST} = \overline{MRST} = HIGH$ .

  42.  $\overline{CE}_0 = \overline{BE0} \overline{BE3} = RW = \overline{LOW}$ ;  $\overline{CE}_1 = \overline{CNTRST} = \overline{MRST} = \overline{CNT/MSK} = HIGH$ . When  $R/\overline{W}$  first switches low, since  $\overline{OE} = \overline{LOW}$ , the Write operation cannot be completed (labelled as no operation). One clock cycle is required to three-state the IO for the Write operation on the next rising edge of CLK.



Figure 11. Write with Address Counter Advance [43]







Figure 12. Counter Reset [44, 45]




 $<sup>\</sup>frac{\text{Notes}}{44. \ \overline{\text{CE}}_0 = \overline{\text{BE0}} - \overline{\text{BE3}} = \text{LOW}; \ \text{CE}_1 = \overline{\text{MRST}} = \text{CNT}/\overline{\text{MSK}} = \text{HIGH}.}$ 

<sup>45.</sup> No dead cycle exists during counter reset. A Read or Write cycle may be coincidental with the counter reset.

<sup>46.</sup> Retransmit happens if the counter remains in increment mode after it wraps to initially loaded value



Figure 13. Readback State of Address Counter or Mask Register  $[^{47,\,48,\,49,\,50}]$ 




 $<sup>47.\</sup>overline{CE}_0 = \overline{OE} = \overline{BE0} - \overline{BE3} = LOW; CE_1 = R/\overline{W} = \overline{CNTRST} = \overline{MRST} = HIGH.$ 

<sup>48.</sup> Address in output mode. Host must not be driving address bus after  $t_{\text{CKLZ}}$  in next clock cycle.

<sup>49.</sup> Address in input mode. Host can drive address bus after t<sub>CKHZ</sub>.
50. An \* is the internal value of the address counter (or the mask register depending on the CNT/MSK level) being Read out on the address lines.



Figure 14. Left\_Port (L\_Port) Write to Right\_Port (R\_Port) Read<sup>[51, 52, 53]</sup>



#### Note<u>s</u>

Notes


51. CE<sub>0</sub> = OE = ADS = CNTEN = BE<sub>0</sub> - BE<sub>3</sub> = LOW; CE<sub>1</sub> = CNTRST = MRST = CNT/MSK = HIGH.

52. This timing is valid when one port is writing, and other port is reading the same location at the same time. If t<sub>CCS</sub> is violated, indeterminate data is Read out.

53. If t<sub>CCS</sub> < minimum specified value, then R\_Port Reads the most recent data (written by L\_Port) only (2 \* t<sub>CYC2</sub> + t<sub>CD2</sub>) after the rising edge of R\_Port's clock. If t<sub>CCS</sub> ≥ minimum specified value, then R\_Port Reads the most recent data (written by L\_Port) (t<sub>CYC2</sub> + t<sub>CD2</sub>) after the rising edge of R\_Port's clock.



Figure 15. Counter Interrupt and Retransmit [54, 55, 56, 57, 58, 59]



<sup>54.</sup> X" = "Don't Care," "H" = HIGH, "L" = LOW.

55. Retransmit happens if the counter remains in increment mode after it wraps to initially loaded value.

56. <u>CE<sub>0</sub> = OE</u> = <u>BEO</u> - <u>BE3</u> = LOW; CE<sub>1</sub> = R/W = <u>CNTRST</u> = <u>MRST</u> = HIGH.

57. <u>CNTINT</u> is always driven.

<sup>58.</sup> CNTINT goes LOW when the unmasked portion of the address counter is incremented to the maximum value.

<sup>59.</sup> The mask register assumed to have the value of FFFFh.



Figure 16. MailBox Interrupt Timing  $^{[60,\;61,\;62,\;63,\;64]}$ 




Table 6. Read/Write and Enable Operation (Any Port)  $^{[65,\;66,\;67,\;68]}$ 

		Inputs		Outputs	Operation	
OE	CLK	CE <sub>0</sub>	CE <sub>1</sub>	R/W	$DQ_0 - DQ_{35}$	- Operation
Х	7	Н	Х	Х	High-Z	Deselected
Х	4	Х	L	Х	High-Z	Deselected
Х	4	L	Н	L	D <sub>IN</sub>	Write
L	4	Ĺ	Н	Н	D <sub>OUT</sub>	Read
Н	X	Ĺ	Н	Х	High-Z	Outputs disabled

 $<sup>60.\</sup>overline{CE}_0 = \overline{OE} = \overline{ADS} = \overline{CNTEN} = LOW; CE_1 = \overline{CNTRST} = \overline{MRST} = \overline{CNT/MSK} = HIGH.$ 

<sup>61.</sup> Address "FFFF" is the mailbox location for R\_Port of this device.

<sup>62.</sup> L\_Port is configured for Write operation, and R\_Port is configured for Read operation.

<sup>63.</sup> At least one byte enable (BE0 – BE3) is required to be active during interrupt operations.

<sup>64.</sup> Interrupt flag is set with respect to the rising edge of the Write clock, and is reset with respect to the rising edge of the Read clock.

<sup>65.</sup> X" = "Don't Care," "H" = HIGH, "L" = LOW.

<sup>66.</sup> OE is an asynchronous input signal.

<sup>67.</sup> When  $\overline{\underline{CE}}$  changes state, deselection and Read happen after one cycle of latency. 68.  $\overline{\underline{CE}}_0 = \overline{\overline{DE}} = LOW$ ;  $\overline{\underline{CE}}_1 = R\overline{W} = HIGH$ .




# **Ordering Information**

### 64 K × 36 (2-Mbit) 3.3 V Synchronous CYD02S36V Dual-Port SRAM

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
167	CYD02S36VA-167BBC	BB256	256-ball BGA	Commercial
	CYD02S36VA-167BBXC		256-ball BGA Pb-free	

### **Ordering Code Definitions**



**BOTTOM VIEW** 

15.00


7.50

1.00



# **Package Diagram**

Figure 17. 256-ball FBGA (17 × 17 × 1.7 mm) Package Outline, 51-85108



51-85108 \*I

ø0.05 **∭** C

7.50

Α

Ø0.25 M C A B

REFERENCE JEDEC MO-192

PACKAGE WEIGHT - 0.95gr



# **Acronyms**

Acronym	Description
BGA	Ball Grid Array
CMOS Complementary Metal Oxide Semiconductor	
FBGA Fine-Pitch Ball Grid Array	
I/O	Input/Output
JTAG	Joint Test Action Group
SRAM	Static Random Access Memory

# **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
mA	milliampere
ns	nanosecond
Ω	ohm
pF	picofarad
V	volt
W	watt



# **Document History Page**

	ocument Title: CYD02S36V/36VA, FLEx36™ 3.3 V (64 K × 36) Synchronous Dual-Port RAM ocument Number: 38-06076						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change			
**	232012	WWZ	See ECN	New data sheet			
*A	244232	WWZ	See ECN	Changed pinout Changed FTSEL# to FTSEL in the block diagram			
*B	313156	YDT	See ECN	Changed pinout D10 from NC to VSS to reflect test mode pin swap, C10 from rev[2,4] to VSS to reflect SC removal. Changed tRSCNTINT to tRSINT Added tRSINT to the master reset timing diagram Added CYD01S36V to data sheet Added $I_{\rm SB5}$ and changed $I_{\rm IX2}$			
*C	321033	YDT	See ECN	Added CYD18S36V-133BBI to the Ordering Information Section			
*D	327338	AEQ	See ECN	Change Pinout C10 from VSS to NC[2,5] Change Pinout G5 from VDDIO <sub>L</sub> to REV <sub>L</sub> [2,3]			
*E	365315	YDT	See ECN	Added note for V <sub>CORE</sub> Removed preliminary status			
*F	2193427	NXR / AESA	See ECN	Changed t <sub>CD2</sub> and t <sub>OE</sub> Spec from 4ns to 4.4ns for -167. Template Update.			
*G	2623658	VKN / PYRS	12/17/08	Added CYD02S36VA-15AXC part			
*H	2899734	VKN	03/26/2010	Modified title on page 1 Removed 1M, 4M, 9M, and 18M densities and their related information Modified Logic block diagram and pin configuration Removed Industrial operating grade Removed 133 ns and 100ns speed bins Removed "BB256B" (23 x 23 x 1.7mm) 256-Ball FBGA package Updated Ordering Information table Updated "BB256" (17 x 17 x 1.7mm) 256-Ball FBGA package diagram			
*	3110296	ADMU	12/14/2010	Updated Ordering Information. Added Ordering Code Definitions.			
*J	3202287	ADMU	03/22/2011	Updated as per template Updated notes Added Acronyms and Units of Measure table.			
*K	3843734	SMCH	12/17/2012	Updated Ordering Information: Added CYD02S36VA-167BBXC part. Updated Package Diagram: spec 51-85108 - Changed revision from *H to *I.			
*L	4336717	ADMU	04/08/2014	Updated in new template.			
*M	4581625	ADMU	11/27/2014	Added related documentation hyperlink in page 1.			



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers Interface

**Lighting & Power Control** 

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

#### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

#### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-06076 Rev. \*M Revised April 08, 2014 Page 29 of 29