

FLEx72™ 3.3 V 128 K/256 K × 72 Synchronous Dual-Port RAM

Features

- True dual-ported memory cells that allow simultaneous access of the same memory location
- Synchronous pipelined operation
- Family of 9-Mbit, and 18-Mbit devices
- Pipelined output mode allows fast operation
- 0.18-micron complmentary metal oxide semiconductor (CMOS) for optimum speed and power
- High-speed clock to data access
- 3.3 V low power
 - ☐ Active as low as 225 mA (typ)
 - □ Standby as low as 55 mA (typ)
- Mailbox function for message passing
- Global master reset
- Separate byte enables on both ports
- Commercial and industrial temperature ranges
- IEEE 1149.1-compatible joint test action group (JTAG) boundary scan
- 484-ball fine-pitch ball grid array (FBGA) (1-mm pitch)
- Pb-free packaging available
- Counter wrap around control
 - □ Internal mask register controls counter wrap-around
 - Counter-interrupt flags to indicate wrap-around
 - □ Memory block retransmit operation
- Counter readback on address lines
- Mask register readback on address lines
- Dual chip enables on both ports for easy depth expansion
- Seamless migration to next generation dual-port family

Functional Description

The FLEx72 family includes 9-Mbit and 18-Mbit pipelined, synchronous, true dual-port static RAMs that are high-speed, low-power 3.3 V CMOS. Two ports are provided, permitting independent, simultaneous access to any location in memory. The result of writing to the same location by more than one port at the same time is undefined. Registers on control, address, and data lines allow for minimal set-up and hold time.

During a Read operation, data is registered for decreased cycle time. Each port contains a burst counter on the input address register. After externally loading the counter with the initial address, the counter will increment the address internally (more details to follow). The internal write pulse width is independent of the duration of the R/W input signal. The internal write pulse is self-timed to allow the shortest possible cycle times.

A HIGH on CE0 or LOW on CE1 for one clock cycle will power down the internal circuitry to reduce the static power consumption. One cycle with chip enables asserted is required to reactivate the outputs.

Additional features include: readback of burst-counter internal address value on address lines, counter-mask registers to control the counter wrap-around, counter interrupt (CNTINT) flags, readback of mask register value on address lines, retransmit functionality, interrupt flags for message passing, JTAG for boundary scan, and asynchronous Master Reset (MRST).

The CYD18S72V device have limited features. Please see Table 2 on page 8 for details.

Seamless Migration to Next-Generation Dual-Port Family

Cypress offers a migration path for all devices to the next-generation devices in the Dual-Port family with a compatible footprint. Please contact Cypress Sales for more details.


For a complete list of related documentation, click here.

Product Selection Guide

Density	9-Mbit (128K x 72)	18-Mbit (256K x 72)
Part number	CYD09S72V	CYD18S72V
Max. speed (MHz)	133	133
Max. access time—clock to data (ns)	4.4	5.0
Typical operating current (mA)	350	410
Package	484-ball FBGA 23 mm x 23 mm	484-ball FBGA 23 mm x 23 mm



Logic Block Diagram[1]



Note

1. CYD09S72V have 17 address bits and CYD18S72V have 18 bits.



Contents

Pin Configuration	4
Pin Definitions	5
Master Reset	
Mailbox Interrupts	7
Address Counter and Mask Register Operations [27]	[]] 8
Counter Reset Operation	8
Counter Load Operation	
Counter Increment Operation	9
Counter Hold Operation	9
Counter Interrupt	
Counter Readback Operation	9
Retransmit	
Mask Reset Operation	
Mask Load Operation	
Mask Readback Operation	
Counting by Two	9
IEEE 1149.1 Serial Boundary Scan (JTAG) ^[32]	
Performing a TAP Reset	
Performing a Pause/Restart	
Boundary Scan Hierarchy for FLEx72 Family	
Identification Register Definitions	
Scan Registers Sizes	
Instruction Identification Codes	12

Maximum Ratings ^[34]	13
Operating Range	13
Electrical Characteristics	
Capacitance ^[37]	14
AC Test Load and Waveforms	14
Switching Characteristics	14
JTAG Timing Characteristics	
Switching Waveforms	
Ordering Information	
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	
Units of Measure	28
Document History Page	29
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	



Pin Configuration

										484	4-ball	BGA										
	Top View CYD09S72V/CYD18S72V																					
					I _		I _		ı	I		I	T		l	l			l			
_	1	2	3	4 DQ57L	5	6 DQ51L	7 DQ48L	8 DQ45L	9 DQ42L	10	11	12	13	14 DQ42R	15	16	17	18 DQ54R	19	20 DQ59R	21	22 NC
Α	NC	DQ61L	DQ59L	DQ5/L	DQ54L	DQ51L	DQ48L		DQ42L	DQ39L	DQ36L	DQ36R	DQ39R		DQ45R	DQ48R	DQ51R		DQ57R	DQ59R	DQ61R	NC
В	DQ63L	DQ62L	DQ60L	DQ58L	DQ55L	DQ52L	DQ49L	DQ46L	DQ43L	DQ40L	DQ37L	DQ37R	DQ40R	DQ43R	DQ46R	DQ49R	DQ52R	DQ55R	DQ58R	DQ60R	DQ62R	DQ63R
С	DQ65L	DQ64L	VSS	VSS	DQ56L	DQ53L	DQ50L	DQ47L	DQ44L	DQ41L			DQ41R	DQ44R	DQ47R	DQ50R	DQ53R	DQ56R	VSS	VSS	DQ64R	DQ65R
D	DQ67L	DQ66L	VSS	VSS	VSS	NC ^[2, 5]	NC ^[2, 5]	VSS	LOWSP DL ^[2,4]	PORTS TD0L [2,4]	NC ^[2, 5]	BUSYL [2, 5]	CNTINT L [9]	PORTS TD1L [2, 4]	NC	NC ^[2, 5]	NC ^[2, 5]	VSS	VSS	VSS	DQ66R	DQ67R
E	DQ69L	DQ68L	VDDIOL	VSS	VSS	VDDIOL	VDDIO L	VDDIO L	VDDIOL	VDDIOL	VTTL	VTTL	VTTL	VDDIO R	VDDIO R	VDDIO R	VDDIOR	NC	VSS	VDDIOR	DQ68R	DQ69R
F	DQ71L	DQ70L	CE1L ^[7]	CE0L [8]	VDDIOL	VDDIOL	VDDIO L	VDDIO L	VDDIOL	VCORE	VCORE	VCORE	VCORE	VDDIO R	VDDIO R	VDDIO R	VDDIOR	VDDIOR	CE0R [8]	CE1R ^[7]	DQ70R	DQ71R
G	A0L	A1L	RETL ^[2,3]	BE ₄ L	VDDIOL	VDDIOL	VREFL [2, 4]	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VREFR [2, 4]	VDDIOR	VDDIOR	BE4R	RET _R [2,3	A1R	A0R
н	A2L	A3L	WRP _{3]} L ^{[2,}	BE5L	VDDIOL	VDDIOL	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDIOR	VDDIOR	BE5R	WRP _{3]} R ^{[2,}	A3R	A2R
J	A4L	A5L	READYL [2, 5]	BE ₆ L	VDDIOL	VDDIOL	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDIOR	VDDIOR	BE6R	READYR [2, 5]	A5R	A4R
ĸ	A6L	A7L	NC ^[2,5]	BE7L	VTTL	VCORE	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VCORE	VDDIOR	BE7R	NC ^[2,5]	A7R	A6R
L	A8L	A9L	CL	ŌĒL	VTTL	VCORE	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VCORE	VTTL	ŌĒR	CR	A9R	A8R
М	A10L	A11L	VSS	BE3L	VTTL	VCORE	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VCORE	VTTL	BE3R	VSS	A11R	A10R
N	A12L	A13L	ADSL [8]	BE2L	VDDIOL	VCORE	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VCORE	VTTL	BE2R	ADSR [8]	A13R	A12R
Р	A14L	A15L	CNT/MS	BE1L	VDDIOL	VDDIOL	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDIOR	VDDIOR	BE1R	CNT/MS KR ^[/]	A15R	A14R
R	A16L	A17L	CNTENL [8]	BE ₀ L	VDDIOL	VDDIOL	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDIOR	VDDIOR	BE0R	CNTENR [8]	A17R	A16R
Т	A18L [2,5]	NC	CNTRST L [7]	INTL	VDDIOL	VDDIOL	VREFL [2, 4]	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VREFR [2, 4]	VDDIOR	VDDIOR	INTR	CNTRST R ^[7]	NC	A18R [2,5]
U	DQ35L	DQ34L	R/WL	REYL 2,4jL	VDDIOL	VDDIOL	VDDIO L	VDDIO L	VDDIOL	VCORE	VCORE	VCORE	VCORE	VDDIO R	VDDIO R	VDDIO R	VDDIOR	VDDIOR	REVR ^{[2,4}	R/WR	DQ34R	DQ35R
v	DQ33L	DQ32L	FTSELL [2,3]	VDDIOL	NC	VDDIOL	VDDIO L	VDDIO	VDDIOL	VTTL	VTTL	VTTL	VDDIO R	VDDIO R	VDDIO R	VDDIO R	VDDIOR	TRŞT ^{[2,}	VDDIOR	FTSELR	DQ32R	DQ33R
w	DQ31L	DQ30L	VSS	MRST	VSS	NC ^[2, 5]	NC ^[2, 5]	REVL ^{[2,}	PORTS TD1R [2, 4]	CNTINT R [9]	BUSYR [2, 5]	NC ^[2, 5]	PORTS TD0R [2,4]	LOWSP DR ^[2,4]	VSS	NC ^[2, 5]	NC ^[2, 5]	VSS	TDI	TDO	DQ30R	DQ31R
Υ	DQ29L	DQ28L	VSS	VSS	DQ20L	DQ17L	DQ14L	DQ11L	DQ8L	DQ5L	DQ2L	DQ2R	DQ5R	DQ8R	DQ11R	DQ14R	DQ17R	DQ20R	TMS	TCK	DQ28R	DQ29R
AA	DQ27L	DQ26L	DQ24L	DQ22L	DQ19L	DQ16L	DQ13L	DQ10L	DQ7L	DQ4L	DQ1L	DQ1R	DQ4R	DQ7R	DQ10R	DQ13R	DQ16R	DQ19R	DQ22R	DQ24R	DQ26R	DQ27R
AB	NC	DQ25L	DQ23L	DQ21L	DQ18L	DQ15L	DQ12L	DQ9L	DQ6L	DQ3L	DQ0L	DQ0R	DQ3R	DQ6R	DQ9R	DQ12R	DQ15R	DQ18R	DQ21R	DQ23R	DQ25R	NC

- 2. This ball will represent a next generation Dual-Port feature. For more information about this feature, contact Cypress Sales.
- 3. Connect this ball to VDDIO. For more information about this next generation Dual-Port feature contact Cypress Sales.
- 4. Connect this ball to VSS. For more information about this next generation Dual-Port feature, contact Cypress Sales.
- 5. Leave this ball unconnected. For more information about this feature, contact Cypress Sales.
- 6. Leave this ball unconnected for 128K x 72 configuration.
- 7. These balls are not applicable for CYD18S72V device. They need to be tied to VDDIO.
- 8. These balls are not applicable for CYD18S72V device. They need to be tied to VSS.
- 9. These balls are not applicable for CYD18S72V device. They need to be no connected.



Pin Definitions

Left Port	Right Port	Description
A _{0L} -A _{17L}	A _{0R} -A _{17R}	Address inputs.
BE _{0L} -BE _{7L}	BE _{0R} –BE _{7R}	Byte enable inputs . Asserting these signals enables Read and Write operations to the corresponding bytes of the memory array.
BUSY _L [10,11]	BUSY _R ^[10,11]	Port busy output. When the collision is detected, a BUSY is asserted.
C _L	C _R	Input clock signal.
CE0 _L [12]	CE0 _R ^[12]	Active low chip enable input.
CE1 _L ^[13]	CE1 _R ^[13]	Active high chip enable input.
DQ _{0L} –DQ _{71L}	DQ _{0R} -DQ _{71R}	Data bus input/output.
ŌĒL	ŌE _R	Output enable input . This asynchronous signal must be asserted LOW to enable the DQ data pins during Read operations.
<u>INT</u> L	ĪNT _R	Mailbox interrupt flag output . The mailbox permits communications between ports. The upper two memory locations can be used for message passing. INT_L is asserted LOW when the right port writes to the mailbox location of the left port, and vice versa. An interrupt to a port is deasserted HIGH when it reads the contents of its mailbox.
LowSPD _L ^[10,14]	LowSPD _R ^[10,14]	Port low speed select input. When operating at less than 100 MHz, the LowSPD disables the port DLL.
PORTSTD[1:0] _L ^{[10,14}	PORTSTD[1:0] _R ^{[10,14}	Port address/control/data i/o standard select input.
R/\overline{W}_L	R/W _R	Read/write enable input . Assert this pin LOW to write to, or HIGH to Read from the dual-port memory array.
READY _L [10,11]	READY _R [10,11]	Port ready output. This signal will be asserted when a port is ready for normal operation.
CNT/MSK _L ^[13]	CNT/MSK _R [13]	Port counter/mask select input. Counter control input.
ADS _L ^[12]	ADS _R ^[12]	Port counter address load strobe input. Counter control input.
CNTEN _L ^[12]	CNTEN _R ^[12]	Port counter enable input. Counter control input.
CNTRST _L ^[13]	CNTRST _R ^[13]	Port counter reset input. Counter control input.
CNTINT _L ^[15]	CNTINT _R ^[15]	Port counter interrupt output . This pin is asserted LOW when the unmasked portion of the counter is incremented to all "1s".
WRP _L ^[10,16]	WRP _R ^[10,16]	Port counter wrap input . After the burst counter reaches the maximum count, if WRP is low, the unmasked counter bits will be set to 0. If high, the counter will be loaded with the value stored in the mirror register.
RET _L [10,16]	RET _R ^[11,16]	Port counter retransmit input. Counter control input.
FTSEL _L [10,16]	FTSEL _R ^[10,16]	Flow-through select . Use this pin to select Flow-Through mode. When is de-asserted, the device is in pipelined mode.
VREF _L ^[10,14]	VREF _R ^[10,14]	Port external high-speed io reference input.

- 10. This ball will represent a next generation Dual-Port feature. For more information about this feature, contact Cypress Sales.
- 11. Leave this ball unconnected. For more information about this feature, contact Cypress Sales.
- 12. These balls are not applicable for CYD18S72V device. They need to be tied to VSS.

 13. These balls are not applicable for CYD18S72V device. They need to be tied to VDDIO.
- 14. Connect this ball to VSS. For more information about this next generation Dual-Port feature, contact Cypress Sales.
- 15. These balls are not applicable for CYD18S72V device. They need to be no connected.
- 16. Connect this ball to VDDIO. For more information about this next generation Dual-Port feature contact Cypress Sales.



Pin Definitions (continued)

Left Port	Right Port	Description					
VDDIO _L	VDDIO _R	Port IO power supply.					
REV ^[17,18] L	REV ^[17,18] R	Reserved pins for future features.					
	RST	Master reset input. MRST is an asynchronous input signal and affects both ports. A master reset operation is required at power-up.					
TRST	-[17,19]	JTAG reset input.					
TN	MS	JTAG test mode select input. It controls the advance of JTAG TAP state machine. State machine transitions occur on the rising edge of TCK.					
Т	DI	JTAG test data input. Data on the TDI input will be shifted serially into selected registers.					
TO	CK	JTAG test clock input.					
TE	00	JTAG test data output. TDO transitions occur on the falling edge of TCK. TDO is normally three-stated except when captured data is shifted out of the JTAG TAP.					
V	SS	Ground inputs.					
V _{COF}	RE ^[20]	Core power supply.					
V ₁	TL	LVTTL power supply.					

^{17.} This ball will represent a next generation Dual-Port feature. For more information about this feature, contact Cypress Sales.

^{18.} Connect this ball to VSS. For more information about this next generation Dual-Port feature, contact Cypress Sales

Leave this ball unconnected. For more information about this feature, contact Cypress Sales.
 This family of Dual-Ports does not use V_{CORE}, and these pins are internally NC. The next generation Dual-Port family, the FLEx72-E™, will use V_{CORE} of 1.5 V or 1.8 V. Please contact local Cypress FAE for more information



Master Reset

The FLEx72 family devices undergo a complete reset by taking the MRST input LOW. MRST input can switch asynchronously to the clocks. MRST initializes the internal burst counters to zero, and the counter mask registers to all ones (completely unmasked). MRST also forces the mailbox interrupt (INT) flags and the Counter Interrupt (CNTINT) flags HIGH. MRST must be performed on the FLEx72 family devices after power-up.

Mailbox Interrupts

The upper two memory locations may be used for message passing and permit communications between ports. Table 1 shows the interrupt operation for both ports using 18 Mbit device as an example. The highest memory location, 3FFFF is the mailbox for the right port and 3FFFE is the mailbox for the left port. Table 2.shows that in order to set the INT_R flag, a write

operation by the left port to address 3FFFF will assert $\overline{\text{INT}}_R$ LOW. At least one byte has to be active for a write to generate an interrupt. A valid Read of the 3FFFF location by the right port will reset $\overline{\text{INT}}_R$ HIGH. At least one byte has to be active in order for a read to reset the interrupt. When one port writes to the other port's mailbox, the $\overline{\text{INT}}$ of the port that the mailbox belongs to is asserted LOW.

The $\overline{\text{INT}}$ is reset when the owner (port) of the mailbox reads the contents of the mailbox. The interrupt flag is set in a flow-thru mode (i.e., it follows the clock edge of the writing port). Also, the flag is reset in a flow-thru mode (i.e., it follows the clock edge of the reading port)

Each port can read the other port's mailbox without resetting the interrupt. And each port can write to its own mailbox without setting the interrupt. If an application does not require message passing, INT pins should be left open.

Table 1. Interrupt Operation Example [21, 22, 23, 24]

Function		Left	Port		Right Port				
Function	R/W _L	CEL	A _{0L-17L}	INT _L	R/W _R	CER	A _{0R-17R}	INT _R	
Set Right INT _R Flag	L	L	3FFFF	Х	Х	Х	Х	L	
Reset Right INT _R Flag	Х	Х	Х	Х	Н	L	3FFFF	Н	
Set Left INT _L Flag	Х	Х	Х	L	L	L	3FFFE	Х	
Reset Left INT _L Flag	Н	L	3FFFE	Н	Х	Х	Х	Х	

^{21.} CYD09S72V have 17 address bits and CYD18S72V have 18 bits.

^{22.} CE is internal signal. CE = LOW if CE₀ = LOW and CE₁ = HIGH. For a single Read operation, CE only needs to be asserted once at the rising edge of the CLK and can be deasserted after that. Data will be out after the following CLK edge and will be three-stated after the next CLK edge.

^{23.} OE is "Don't Care" for mailbox operation.

^{24.} At least one of BE0 or BE7 must be LOW.



Table 2	Address Co	unter and C	Counter Mag	sk Register	Control C	neration (A	Any Port)	[25,26]
Table 2.	Addiess of	uniter and t	Journey Ma	on inegiotei		peranon (r	~!!! ! O!!/	,

CLK	MRST	CNT/MSK	CNTRST	ADS	CNTEN	Operation	Description
Х	L	Х	Х	Х	Х	Master Reset	Reset address counter to all 0s and mask register to all 1s
	Н	Н	L	Х	Х	Counter Reset	Reset counter unmasked portion to all 0s
	Н	Н	Н	L	L	Counter Load	Load counter with external address value presented on address lines
	Н	Н	Н	L	Н	Counter Readback	Read out counter internal value on address lines
	Н	Н	Н	Н	L	Counter Increment	Internally increment address counter value
	Н	Н	Н	Н	Н	Counter Hold	Constantly hold the address value for multiple clock cycles
	Н	L	L	Х	Х	Mask Reset	Reset mask register to all 1s
	Н	L	Н	L	L	Mask Load	Load mask register with value presented on the address lines
	Н	L	Н	L	Н	Mask Readback	Read out mask register value on address lines
	Н	L	Н	Н	Х	Reserved	Operation undefined

Address Counter and Mask Register Operations^[27]

This section describes the features only apply to 9-Mbit devices, not to 18 Mbit device. Each port has a programmable burst address counter. The burst counter contains three registers: a counter register, a mask register, and a mirror register.

The **counter register** contains the address used to access the RAM array. It is changed only by the <u>Counter Load</u>, Increment, Counter Reset, and by master reset (MRST) operations.

The mask register value affects the Increment and Counter Reset operations by preventing the corresponding bits of the counter register from changing. It also affects the counter interrupt output (CNTINT). The mask register is changed only by the Mask Load and Mask Reset operations, and by the MRST. The mask register defines the counting range of the counter register. It divides the counter register into two regions: zero or more "0s" in the most significant bits define the masked region, one or more "1s" in the least significant bits define the unmasked region. Bit 0 may also be "0," masking the least significant counter bit and causing the counter to increment by two instead of one.

The mirror register is used to reload the counter register on increment operations (see "retransmit," below). It always contains the value last loaded into the counter register, and is changed only by the Counter Load, and Counter Reset operations, and by the MRST.

Table 2 summarizes the operation of these registers and the required input control signals. The MRST control signal is asynchronous. All the other control signals in Table 2 (CNT/MSK, CNTRST, ADS, CNTEN) are synchronized to the

port's CLK. All these counter and mask operations are independent of the port's chip enable inputs (CE0 and CE1).

Counter enable (CNTEN) inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast, interleaved memory applications. A port's burst counter is loaded when the port's address strobe (ADS) and CNTEN signals are LOW. When the port's CNTEN is asserted and the ADS is deasserted, the address counter will increment on each LOW to HIGH transition of that port's clock signal. This will Read/Write one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array, and will loop back to the start. Counter reset (CNTRST) is used to reset the unmasked portion of the burst counter to 0s. A counter-mask register is used to control the counter wrap.

Counter Reset Operation

All unmasked bits of the counter and mirror registers are reset to "0." All masked bits remain unchanged. A Mask Reset followed by a Counter Reset will reset the counter and mirror registers to 00000, as will master reset (MRST).

Counter Load Operation

The address counter and mirror registers are both loaded with the address value presented at the address lines.

Notes

25. X" = "Don't Care," "H" = HIGH, "L" = LOW.

26. Counter operation and mask register operation is independent of chip enables.

27. The CYD09S72V has 17 address bits and a maximum address value of 1FFFF. The CYD18S72V has 18 address bits and a maximum address value of 3FFFF.



Counter Increment Operation

Once the address counter register is initially loaded with an external address, the counter can internally increment the address value, potentially addressing the entire memory array. Only the unmasked bits of the counter register are incremented. The corresponding bit in the mask register must be a "1" for a counter bit to change. The counter register is incremented by 1 if the least significant bit is unmasked, and by 2 if it is masked. If all unmasked bits are "1," the next increment will wrap the counter back to the initially loaded value. If an Increment results in all the unmasked bits of the counter being "1s," a counter interrupt flag (CNTINT) is asserted. The next Increment will return the counter register to its initial value, which was stored in the mirror register. The counter address can instead be forced to loop to 00000 by externally connecting CNTINT to CNTRST. [28] An increment that results in one or more of the unmasked bits of the counter being "0" will de-assert the counter interrupt flag. The example in Figure 2 shows the counter mask register loaded with a mask value of 0003Fh unmasking the first 6 bits with bit "0" as the LSB and bit "16" as the MSB. The maximum value the mask register can be loaded with is 1FFFFh. Setting the mask register to this value allows the counter to access the entire memory space. The address counter is then loaded with an initial value of 8h. The base address bits (in this case, the 6th address through the 16th address) are loaded with an address value but do not increment once the counter is configured for increment operation. The counter address will start at address 8h. The counter will increment its internal address value till it reaches the mask register value of 3Fh. The counter wraps around the memory block to location 8h at the next count. CNTINT is issued when the counter reaches its maximum value.

Counter Hold Operation

The value of all three registers can be constantly maintained unchanged for an unlimited number of clock cycles. Such operation is useful in applications where wait states are needed, or when address is available a few cycles ahead of data in a shared bus interface.

Counter Interrupt

The counter interrupt (CNTINT) is asserted LOW when an increment operation results in the unmasked portion of the counter register being all "1s." It is deasserted HIGH when an Increment operation results in any other value. It is also de-asserted by Counter Reset, Counter Load, Mask Reset and Mask Load operations, and by MRST.

Counter Readback Operation

The internal value of the counter register can be read out on the address lines. Readback is pipelined; the address will be valid t_{CA2} after the next rising edge of the port's clock. If address readback occurs while the port is enabled (CE0 LOW and CE1 HIGH), the data lines (DQs) will be three-stated. Figure 1 shows a block diagram of the operation.

Retransmit

Retransmit is a feature that allows the Read of a block of memory more than once without the need to reload the initial address.

28. CNTINT and CNTRST specs are guaranteed by design to operate properly at speed grade operating frequency when tied together.

This eliminates the need for external logic to store and route data. It also reduces the complexity of the system design and saves board space. An internal "mirror register" is used to store the initially loaded address counter value. When the counter unmasked portion reaches its maximum value set by the mask register, it wraps back to the initial value stored in this "mirror register." If the counter is continuously configured in increment mode, it increments again to its maximum value and wraps back to the value initially stored into the "mirror register." Thus, the repeated access of the same data is allowed without the need for any external logic.

Mask Reset Operation

The mask register is reset to all "1s," which unmasks every bit of the counter. Master reset (MRST) also resets the mask register to all "1s."

Mask Load Operation

The mask register is loaded with the address value presented at the address lines. Not all values permit correct increment operations. Permitted values are of the form 2^n-1 or 2^n-2 . From the most significant bit to the least significant bit, permitted values have zero or more "0s," one or more "1s," or one "0." Thus 1FFFF, 003FE, and 00001 are permitted values, but 1F0FF, 003FC, and 00000 are not.

Mask Readback Operation

The internal value of the mask register can be read out on the address lines. Readback is pipelined; the address will be valid t_{CM2} after the next rising edge of the port's clock. If mask readback occurs while the port is enabled (CE0 LOW and CE1 HIGH), the data lines (DQs) will be three-stated. Figure 1 shows a block diagram of the operation.

Counting by Two

When the least significant bit of the mask register is "0," the counter increments by two. This may be used to connect the x72 devices as a 144-bit single port SRAM in which the counter of one port counts even addresses and the counter of the other port counts odd addresses. This even-odd address scheme stores one half of the 144-bit data in even memory locations, and the other half in odd memory locations.




Figure 1. Counter, Mask, and Mirror Logic Block Diagram^[29]

Note

29. CYD09S72V have 17 address bits and CYD18S72V have 18 bits.




Figure 2. Programmable Counter-Mask Register Operation^[30, 31]

IEEE 1149.1 Serial Boundary Scan (JTAG)[32]

The FLEx72 incorporates an IEEE 1149.1 serial boundary scan test access port (TAP). The TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1-compliant TAPs. The TAP operates using JEDEC-standard 3.3 V I/O logic levels. It is composed of three input connections and one output connection required by the test logic defined by the standard.

Performing a TAP Reset

A reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This reset does not affect the operation of the FLEx72 family and may be performed while the device is operating. An MRST must be performed on the FLEx72 after power-up.

Performing a Pause/Restart

When a SHIFT-DR PAUSE-DR SHIFT-DR is performed the scan chain will output the next bit in the chain twice. For example, if the value expected from the chain is 1010101, the device will output a 11010101. This extra bit will cause some testers to report an erroneous failure for the FLEx72 in a scan test. Therefore the tester should be configured to never enter the PAUSE-DR state.

Boundary Scan Hierarchy for FLEx72 Family

Internally, the CYD09S72V has two DIEs while CYD18S72V has four DIEs. Each DIE contains all the circuitry required to support

Notes

30. CYD09S72V have 17 address bits and CYD18S72V have 18 bits.

31. The "X" in this diagram represents the counter upper bits.


32. Boundary scan is IEEE 1149.1-compatible. See "Performing a Pause/Restart" for deviation from strict 1149.1 compliance.

boundary scan testing. The circuitry includes the TAP, TAP controller, instruction register, and data registers. The circuity and operation of the DIE boundary scan are described in detail below. The scan chain of each DIE is connected serially to form the scan chain of the FLEx72 family as shown in Figure 3. TMS and TCK are connected in parallel to each DIE to drive all 4 TAP controllers in unison. In many cases, each DIE will be supplied with the same instruction. In other cases, it might be useful to supply different instructions to each DIE. One example would be testing the device ID of one DIE while bypassing the others.

Each pin of FLEx72 family is typically connected to multiple DIEs. For connectivity testing with the EXTEST instruction, it is desirable to check the internal connections between DIEs as well as the external connections to the package. This can be accomplished by merging the netlist of the devices with the netlist of the user's circuit board. To facilitate boundary scan testing of the devices, Cypress provides the BSDL file for each DIE, the internal netlist of the device, and a description of the device scan chain. The user can use these materials to easily integrate the devices into the board's boundary scan environment.



Figure 3. Scan Chain



Identification Register Definitions

Instruction Field	Value	Description
Revision number(31:28)	0h	Reserved for version number
Cypress device(27:12)	C002h	Defines Cypress DIE number for CYD18S72V and CYD09S72V
Cypress JDEC ID(11:1)	034h	Allows unique identification of FLEx72 family device vendor
ID register presence (0)	1	Indicates the presence of an ID register

Scan Registers Sizes

Register Name	Bit Size
Instruction	4
Bypass	1
Identification	32
Boundary scan	n ^[33]

Instruction Identification Codes

Instruction	Code	Description
EXTEST	0000	Captures the Input/Output ring contents. Places the BSR between the TDI and TDO
BYPASS	1111	Places the BYR between TDI and TDO
IDCODE	1011	Loads the IDR with the vendor ID code and places the register between TDI and TDO
HIGHZ	0111	Places BYR between TDI and TDO. Forces all FLEx72 output drivers to a High-Z state
CLAMP	0100	Controls boundary to 1/0. Places BYR between TDI and TDO
SAMPLE/PRELOAD	1000	Captures the input/output ring contents. Places BSR between TDI and TDO
NBSRST	1100	Resets the non-boundary scan logic. Places BYR between TDI and TDO
RESERVED	All other codes	Other combinations are reserved. Do not use other than the above

Note

33. See details in the device BSDL files.



Maximum Ratings[34]

(Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested)

Ambient temperature with power applied –55 °C to + 125 °C Supply voltage to ground potential-0.5 V to + 4.6 V DC Voltage Applied to

DC input voltage –0.5 V to V_{DD} + 0.5 V^[36]

Output current into outputs (LOW)	20 mA
Static discharge voltage	> 2000 V
(JEDEC JESD22-A114-2000B)	
Latch-up current	>200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V _{CORE} [35]	
Commercial	0 °C to +70 °C	3.3 V ± 165 mV	1.8 V ± 100 mV	
Industrial	–40 °C to +85 °C	3.3 V ± 165 mV	1.8 V ± 100mV	

Electrical Characteristics

Over the Operating Range

D	D	David Na		-133			-100		
Parameter	Description	Part No.	Min	Тур	Max	Min	Тур	Max	Unit
V _{OH}	Output HIGH voltage (V _{DD} = Min.	, I _{OH} = -4.0 mA)	2.4	_	_	2.4	_	_	V
V _{OL}	Output LOW voltage (V _{DD} = Min.,	I _{OL} = +4.0 mA)	_	_	0.4	_	_	0.4	V
V _{IH}	Input HIGH voltage		2.0	_	_	2.0	_	_	V
V _{IL}	Input LOW voltage		_	_	0.8	_	_	0.8	V
l _{oz}	Output leakage current		-10	_	10	-10	-	10	μА
I _{IX1}	Input leakage current except TDI,	TMS, MRST	-10	_	10	-10	-	10	μА
I _{IX2}	Input leakage current TDI, TMS, I	MRST	-0.1	-	1.0	-0.1	-	1.0	mA
I _{CC}	Operating current	CYD09S72V	_	350	500	_	-	_	mA
(V _{DD} = Max.,I _{OUT} = 0 mA), outputs disabled		CYD18S72V	_	410	580	-	315	450	mA
I _{SB1}			_	105	150	_	-	-	mA
I _{SB2}			-	266	380	-	-	-	mA
I _{SB3}	Standby current (both ports CYD09S72V CMOS level) \overrightarrow{CE}_L and $\overrightarrow{CE}_R \ge V_{DD}$ $-0.2V$, f = 0		-	55	75	-	-	_	mA
I _{SB4}			-	224	320	-	-	_	mA
I _{SB5}	Operating current (VDDIO = Max, Iout = 0 mA, f = 0) outputs disabled		_		75	_	-	75	mA
I _{CORE} [35]	Core operating current for (V _{DD} = mA), outputs disabled	Max., I _{OUT} = 0	_	0	0	_	0	0	mA

^{34.} The voltage on any input or I/O pin can not exceed the power pin during power-up.
35. This family of Dual-Ports does not use VCORE, and these pins are internally NC. The next generation Dual-Port family, the FLEx72-E™, will use VCORE of 1.5 V or 1.8 V. Please contact local Cypress FAE for more information.


^{36.} Pulse width < 20 ns.



Capacitance^[37]

Part#	Parameter	Description	Test Conditions	Max	Unit
CYD09S72V	C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	20	pF
	C _{OUT}	Output capacitance	$V_{DD} = 3.3 \text{ V}$	10 ^[38]	pF
CYD18S72V	C _{IN}	Input capacitance		40	pF
	C _{OUT}	Output capacitance		20	pF

AC Test Load and Waveforms



Switching Characteristics

Over the Operating Range

			-1	-1				
Parameter	Description	CYD0	CYD09S72V		CYD18S72V		CYD18S72V	
		Min	Max	Min	Max	Min	Max	
f _{MAX2}	Maximum operating frequency	_	133	_	133	-	100	MHz
t _{CYC2}	Clock cycle time	7.5	_	7.5	_	10	_	ns
t _{CH2}	Clock HIGH time	3.0	_	3.4	_	4.5	_	ns
t _{CL2}	Clock LOW time	3.0	-	3.4	-	4.5	-	ns
t _R [39]	Clock rise time	_	2.0	_	2.0	-	3.0	ns
t _F ^[39]	Clock fall time	_	2.0	_	2.0	-	3.0	ns
t _{SA}	Address set-up time	2.5	_	2.2	_	2.7	_	ns
t _{HA}	Address hold time	0.6	_	1.0	_	1.0	_	ns
t _{SB}	Byte select set-up time	2.5	_	2.2	_	2.7	_	ns
t _{HB}	Byte select hold time	0.6	_	1.0	_	1.0	_	ns
t _{SC}	Chip enable set-up time	2.5	_	NA	_	NA	_	ns
t _{HC}	Chip enable hold time	0.6	_	NA	_	NA	_	ns
t _{SW}	R/W set-up time	2.5	_	2.2	_	2.7	_	ns
t _{HW}	R/W hold time	0.6	_	1.0	_	1.0	_	ns
t _{SD}	Input data set-up time	2.5	_	2.2	_	2.7	_	ns
t _{HD}	Input data hold time	0.6	-	1.0	_	1.0	_	ns

Notes

37. C_{OUT} also references $C_{I/O}$. 38. Except INT and CNTINT which are 20 pF. 39. Except JTAG signal (t_R and t_F < 10 ns max).



Switching Characteristics (continued)

Over the Operating Range

			-1	-1	Unit			
Parameter	Description	CYD09S72V		CYD18S72V		CYD18S72V		
		Min	Max	Min	Max	Min	Max	
t _{SAD}	ADS set-up time	2.5	_	NA	_	NA	-	ns
t _{HAD}	ADS hold time	0.6	-	NA	_	NA	_	ns
t _{SCN}	CNTEN set-up time	2.5	_	NA	_	NA	_	ns
t _{HCN}	CNTEN hold time	0.6	_	NA	_	NA	_	ns
t _{SRST}	CNTRST set-up time	2.5	_	NA	_	NA	_	ns
t _{HRST}	CNTRST hold time	0.6	-	NA	_	NA	_	ns
t _{SCM}	CNT/MSK set-up time	2.5	-	NA	_	NA	_	ns
t _{HCM}	CNT/MSK hold time	0.6	-	NA	_	NA	_	ns
t _{OE}	Output enable to data valid	_	4.4	_	5.5	_	5.5	ns
t _{OLZ} ^[40, 41]	OE to Low Z	0	_	0	_	0	-	ns
t _{OHZ} ^[40, 41]	OE to High Z	0	4.4	0	5.5	0	5.5	ns
t _{CD2}	Clock to data valid	_	4.4	_	5.0	_	5.2	ns
t _{CA2}	Clock to counter address valid	_	4.4	_	NA	_	NA	ns
t _{CM2}	Clock to mask register readback valid	_	4.4	_	NA	_	NA	ns
t _{DC}	Data output hold after clock HIGH	1.0	-	1.0	_	1.0	-	ns
t _{CKHZ} ^[40, 41]	Clock HIGH to output High Z	0	4.4	0	4.7	0	5.0	ns
t _{CKLZ} ^[40, 41]	Clock HIGH to output Low Z	1.0	4.4	1.0	4.7	1.0	5.0	ns
t _{SINT}	Clock to INT set time	0.5	7.5	0.5	7.5	0.5	10	ns
t _{RINT}	Clock to INT reset time	0.5	7.5	0.5	7.5	0.5	10	ns
t _{SCINT}	Clock to CNTINT set time	0.5	5.7	NA	NA	NA	NA	ns
t _{RCINT}	Clock to CNTINT reset time	0.5	5.7	NA	NA	NA	NA	ns
Port to Por	t Delays		1	•	1	•	•	•
t _{CCS}	Clock to clock skew	6.0	_	5.7	_	8.0	_	ns
Master Res	et Timing		1	•	1	•	•	•
t _{RS}	Master reset pulse width	5.0	_	5.0	_	5.0	_	cycles
t _{RSS}	Master reset set-up time	6.0	_	6.0	_	8.5	_	ns
t _{RSR}	Master reset recovery time	5.0	_	5.0	_	5.0	_	cycles
t _{RSF}	Master Reset to outputs inactive	_	10.0	_	10.0	_	10.0	ns
t _{RSCNTINT}	Master reset to counter interrupt flag reset time	-	10.0	_	NA	_	NA	ns

Notes
40. This parameter is guaranteed by design, but is not production tested.
41. Test conditions used are Load 2.



JTAG Timing Characteristics

_			CYD09S72V CYD18S72V			
Parameter	Description	-133/	-133/-100			
		Min	Max			
f _{JTAG}	Maximum JTAG TAP controller frequency	-	10	MHz		
t _{TCYC}	TCK clock cycle time	100	_	ns		
t _{TH}	TCK clock HIGH time	40	_	ns		
t _{TL}	TCK clock LOW time	40	_	ns		
t _{TMSS}	TMS set-up to TCK clock rise	10	_	ns		
t _{TMSH}	TMS hold after TCK clock rise	10	_	ns		
t _{TDIS}	TDI set-up to TCK clock rise	10	_	ns		
t _{TDIH}	TDI hold after TCK clock rise	10	_	ns		
t _{TDOV}	TCK clock LOW to TDO valid	_	30	ns		
t _{TDOX}	TCK clock LOW to TDO invalid	0	_	ns		

Switching Waveforms






Figure 4. Master Reset





Figure 5. Read Cycle^[42, 43, 44, 45, 46]



- Notes

 42. CE is internal signal. CE = LOW if CE₀ = LOW and CE₁ = HIGH. For a single Read operation, CE only needs to be asserted once at the rising edge of the CLK and can be deasserted after that. Data will be out after the following CLK edge and will be three-stated after the next CLK edge.

 43. OE is asynchronously controlled; all other inputs (excluding MRST and JTAG) are synchronous to the rising clock edge.

 44. ADS = CNTEN = LOW, and MRST = CNTRST = CNT/MSK = HIGH.

- 45. The output is disabled (high-impedance state) by CE = V_{IH} following the next rising edge of the clock.

 46. Addresses do not have to be accessed sequentially since ADS = CNTEN = V_{IL} with CNT/MSK = V_{IH} constantly loads the address on the rising edge of the CLK. Numbers are for reference only.







Figure 7. Read-to-Write-to-Read (\overline{OE} = LOW)^[46, 49, 50, 51, 52]



- 47. In this depth-expansion example, B1 represents Bank #1 and B2 is Bank #2; each bank consists of one Cypress FLEx72 device from this data sheet. ADDRESS_(B1) = ADDRESS_(B2).
- 48. ADS = CNTEN = BE0 BE7 = OE = LOW; MRST = CNTRST = CNT/MSK = HIGH.
- 49. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.
- 50. During "No Operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.
- 55. <u>CE₀ = OE = BE0 BE7</u> = LOW; CE₁ = <u>R/W</u> = <u>CNTRST</u> = <u>MRST</u> = <u>HIGH</u>.

 52. <u>CE₀ = BE0 BE7</u> = R/W = <u>CNTRST</u> = <u>MRST</u> = <u>CNTRST</u> = <u>MRST</u> = <u>HIGH</u>.

 52. CE₀ = BE0 BE7 = R/W = <u>CNTRST</u> = <u>MRST</u> = <u>MRST</u>



Figure 8. Read-to-Write-to-Read ($\overline{\text{OE}}$ Controlled) $^{[53,\ 54,\ 55,\ 56]}$





Figure 9. Read with Address Counter Advance^[55]



- 53. Addresses do not have to be accessed sequentially since $\overline{ADS} = \overline{CNTEN} = V_{IL}$ with $\overline{CNT/MSK} = V_{IH}$ constantly loads the address on the rising edge of the CLK.


- Numbers are for reference only.

 54. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.

 55. $\overline{CE}_0 = \overline{DE} = \overline{BEO} \overline{BE7} = \overline{LOW}$; $\overline{CE}_1 = \overline{R/W} = \overline{CNTRST} = \overline{MRST} = \overline{HIGH}$ 56. $\overline{CE}_0 = \overline{BEO} \overline{BE7} = \overline{R/W} = \overline{LOW}$; $\overline{CE}_1 = \overline{CNTRST} = \overline{MRST} = \overline{CNT/MSK} = \overline{HIGH}$. When $\overline{R/W}$ first switches low, since $\overline{OE} = \overline{LOW}$, the Write operation cannot be completed (labelled as no operation). One clock cycle is required to three-state the I/O for the Write operation on the next rising edge of CLK.



Figure 10. Write with Address Counter Advance [57]




Document Number: 38-06069 Rev. *P

Note

57. $\overline{CE}_0 = \overline{BE0} - \overline{BE7} = R/\overline{W} = LOW$; $CE_1 = \overline{CNTRST} = \overline{MRST} = CNT/\overline{MSK} = HIGH$. When R/\overline{W} first switches low, since OE = LOW, the Write operation cannot be completed (labelled as no operation). One clock cycle is required to three-state the I/O for the Write operation on the next rising edge of CLK.



Figure 11. Counter Reset [58, 59]




Notes

58. $\overline{CE}_0 = \overline{BE0} - \overline{BE7} = LOW$; $CE_1 = \overline{MRST} = CNT/\overline{MSK} = HIGH$.

59. No dead cycle exists during counter reset. A Read or Write cycle may be coincidental with the counter reset.



Figure 12. Readback State of Address Counter or Mask Register $^{[60,\ 61,\ 62,\ 63]}$



 $^{60. \}overline{\text{CE}}_0 = \overline{\text{OE}} = \overline{\text{BE0}} - \overline{\text{BE7}} = \text{LOW}; \text{CE}_1 = \text{R/W} = \overline{\text{CNTRST}} = \overline{\text{MRST}} = \text{HIGH}.$


^{61.} Address in output mode. Host must not be driving address bus after t_{CKLZ} in next clock cycle.

^{62.} Address in input mode. Host can drive address bus after $t_{\mbox{\scriptsize CKHZ}}.$

^{63.} An * is the internal value of the address counter (or the mask register depending on the CNT/MSK level) being Read out on the address lines.




Figure 13. Left_Port (L_Port) Write to Right_Port (R_Port) Read^[64, 65, 66]



^{64.} CE₀ = OE = ADS = CNTEN = BE0 - BE7 = LOW; CE₁ = CNTRST = MRST = CNT/MSK = HIGH.
65. This timing is valid when one port is writing, and other port is reading the same location at the same time. If t_{CCS} is violated, indeterminate data will be Read out.
66. If t_{CCS} < minimum specified value, then R_Port will Read the most recent data (written by L_Port) only (2 * t_{CYC2} + t_{CD2}) after the rising edge of R_Port's clock. If t_{CCS} ≥ minimum specified value, then R_Port will Read the most recent data (written by L_Port) (t_{CYC2} + t_{CD2}) after the rising edge of R_Port's clock.



Figure 14. Counter Interrupt and Retransmit^[67, 68, 69, 70, 71]



- $67.\overline{CE}_0 = \overline{DE} = \overline{BE0} \overline{BE7} = LOW; CE_1 = R/\overline{W} = \overline{CNTRST} = \overline{MRST} = HIGH.$ 68. \overline{CNTINT} is always driven.
- 69. CNTINT goes LOW when the unmasked portion of the address counter is incremented to the maximum value.
- 70. The mask register assumed to have the value of 1FFFFh.
- 71. Retransmit happens if the counter remains in increment mode after it wraps to initially loaded value.
 72. CE₀ = OE = ADS = CNTEN = LOW; CE₁ = CNTRST = MRST = CNT/MSK = HIGH.
- 73. Address "1FFFF" is the mailbox location for R_Port.
- 74. L_Port is configured for $W_{\underline{rite}}$ operation, and R_Port is configured for Read operation.
- 75. At least one byte enable $(\overline{B0} \overline{B3})$ is required to be active during interrupt operations.
- 76. Interrupt flag is set with respect to the rising edge of the Write clock, and is reset with respect to the rising edge of the Read clock.



Table 3. Read/Write and Enable Operation (Any Port) $^{[77,\,78,\,79,\,80,\,81]}$

		Outputs	Operation			
OE	CLK	CE ₀	CE ₁	R/W	$DQ_0 - DQ_{71}$	Operation
X	4	Н	Х	Х	High-Z	Deselected
Х	4	X	L	Х	High-Z	Deselected
X	4	L	Н	L	D _{IN}	Write
L	4	L	Н	Н	D _{OUT}	Read
Н	X	L	Н	Х	High-Z	Outputs disabled


 $\begin{tabular}{ll} \textbf{Notes} \\ 77. CYD09S72V \ have 17 \ address \ bits \ and \ CYD18S72V \ have 18 \ bits. \\ 78. $\underline{X''}$ = "Don't Care," "H" = HIGH, "L" = LOW. \\ 79. \overline{OE} is an asynchronous input signal. \\ 80. \underline{When} \overline{CE} changes state, deselection and Read happen after one cycle of latency. \\ 81. \overline{CE}_0 = \overline{OE} = LOW; \overline{CE}_1 = \overline{RW} = HIGH. \\ \end{tabular}$



Ordering Information

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range			
256K × 72 (18-Mbit) 3.3 V Synchronous CYD18S72V Dual-Port SRAM							
133	CYD18S72V-133BBI	BB484	484-ball Ball Grid Array 23 mm × 23 mm with 1.0-mm pitch (FBGA)	Industrial			
100	CYD18S72V-100BBC	BB484	484-ball Ball Grid Array 23 mm × 23 mm with 1.0-mm pitch (FBGA)	Commercial			
	CYD18S72V-100BBI	BB484	484-ball Ball Grid Array 23 mm × 23 mm with 1.0-mm pitch (FBGA)	Industrial			
128K × 72 (9-Mb	it) 3.3 V Synchronous CY	D09S72V Dual-Port	SRAM				
133	CYD09S72V-133BBC	BB484	484-ball Ball Grid Array 23 mm × 23 mm with 1.0-mm pitch (FBGA)	Commercial			

Ordering Code Definitions







Package Diagram

Dimensions in mm

Reference Jedec MO-192

Package Weight - Refer to PMDD spec





51-85124 *I



Acronyms

Acronym	Description			
CMOS	Complementary Metal Oxide Semiconductor			
FBGA	Fine-Pitch Ball Grid Array			
JTAG	Joint Test Action Group			
ŌE	Output Enable			
RAM	Random Access Memory			

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
mA	milliampere
mV	millivolt
mW	milliwatt
ns	nanosecond
pF	picofarad
V	volt
W	watt



Document History Page

	t Title: CYD0 t Number: 38		S72V, FLEx	72™ 3.3 V 128 K/256 K × 72 Synchronous Dual-Port RAM		
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change		
**	125859	06/17/03	SPN	New data sheet		
*A	128707	08/01/03	SPN	Added -133 speed bin Updated spec values for I _{CC} , t _{HA} , t _{HB} , t _{HW} , t _{HD} Added new parameter I _{CC1} Added bank select read and read to write to read (OE=low) timing diagrams		
*B	128997	09/18/03	SPN	Updated spec values for t_{OE} , t_{OHZ} , t_{CH2} , t_{CL2} , t_{HA} , t_{HB} , t_{HW} , t_{HD} , l_{CC} , l_{SB5} , t_{SB} , t_{SW} , t_{SD} , t_{CD2} Updated read to write (\overline{OE} =low) timing diagram Updated Master Reset values for t_{RS} , t_{RSR} , t_{RSF} Updated pinout Updated V_{CORE} voltage range		
*C	129936	09/30/03	SPN	Updated package diagram Updated t _{CD2} value on first page Removed Preliminary status		
*D	233830	See ECN	WWZ	Added 4 Mbit and 9 Mbit x72 devices into the data sheet with updated pinout, pin description table, power table, and timing table Changed title Added Preliminary status to reflect the addition of 4 Mbit and 9 Mbit devices Removed FLEx72-E from the document Added counter related functions for 4 Mbit and 9 Mbit Removed standard JTAG description Updated block diagram Updated pinout with FTSEL and one more PORTSTD pins per port Updated tRSF of CYD18S72V value		
*E	288892	See ECN	WWZ	Change pinout D15 from REV[2,4] to VSS to reflect SC pin removal		
*F	327355	See ECN	AEQ	Changed pinout K3 from NC to NC[2,5] Changed pinout K20 from NC to NC[2,5] Changed pinout D15 from VSS to NC Changed pinout D8 and M3 from REVL[2,4] to VSS Changed pinout M20 and W15 from REVR[2,4] to VSS		
*G	345735	See ECN	PCX	VREF Pin Definition Updated Added Pb-Free Part Ordering Informations		
*H	360316	See ECN	YDT	Added note for V _{CORE} Changed notes for PORTSTD to VSS Changed ICC, ISB1, ISB2 and ISB4 number for CYD09S72V per PE reques		
*	460454	See ECN	YDT	Changed CYDxxS72AV to CYDxxS72V (rev. A not implemented)		
*J	2898491	07/01/10	AJU	Removed inactive parts from Ordering Information. Updated Packaging Information		
*K	3110296	12/14/2010	ADMU	Updated Ordering Information. Added Ordering Code Definitions.		
*L	3265044	05/25/2011	ADMU	Updates link to Application note. Removed obsolete part information. Notes updated across datasheet as per template. Added Acronyms and Units of measure table.		
*M	3402091	10/12/2011	ADMU	Removed pruned part CYD18S72V-133BBC from Ordering Information Updated Package Diagram		
*N	3859909	01/07/2013	ADMU	Updated Ordering Information (Updated part numbers). Updated Package Diagram: spec 51-85124 – Changed revision from *H to *I.		



Document History Page (continued)

Document Title: CYD09S72V/CYD18S72V, FLEx72™ 3.3 V 128 K/256 K × 72 Synchronous Dual-Port RAM Document Number: 38-06069				
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
*0	4402775	06/10/2014	ADMU	Removed CYD04S72V related information in all instances across the document. Removed 167 MHz frequency related information in all instances across the document. Updated in new template.
*P	4581625	11/27/2014	ADMU	Added related documentation hyperlink in page 1.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2003-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cypress Semiconductor:

<u>CYD09S72V-133BBC</u> <u>CYD18S72V-100BBC</u> <u>CYD18S72V-100BBI</u> <u>CYD18S72V-133BBC</u> <u>CYD18S72V-133BBI</u> CYD09S72V-167BBC CYD09S72V-133BBI