

Single 8-Ch/Differential 4-Ch Latchable Analog Multiplexers

FEATURES

- Low $r_{DS(on)}$: 55 Ω
- Low Charge Injection: 1 pC
- On-Board TTL Compatible Address Latches
- High Speed— t_{TRANS} : 160 ns
- Break-Before-Make
- Low Power Consumption: 0.3 mW

BENEFITS

- Improved System Accuracy
- Microprocessor Bus Compatible
- Easily Interfaced
- Reduced Crosstalk
- High Throughput
- Improved Reliability

APPLICATIONS

- Data Acquisition Systems
- Automatic Test Equipment
- Avionics and Military Systems
- Communication Systems
- Microprocessor-Controlled Analog Systems
- Medical Instrumentation

DESCRIPTION

The DG428/DG429 analog multiplexers have on-chip address and control latches to simplify design in microprocessor based applications. Break-before-make switching action protects against momentary crosstalk of adjacent input signals.

The DG428 selects one of eight single-ended inputs to a common output, while the DG429 selects one of four differential inputs to a common differential output.



An on channel conducts current equally well in both directions. In the off state each channel blocks voltages up to the power supply rails. An enable (EN) function allows the user to reset the multiplexer/demultiplexer to all switches off for stacking



several devices. All control inputs, address (A_x) and enable (EN) are TTL compatible over the full specified operating temperature range.

The silicon-gate CMOS process enables operation over a wide range of supply voltages. The absolute maximum voltage rating is extended to 44 V. Additionally, single supply operation is also allowed and an epitaxial layer prevents latchup.

On-board TTL-compatible address latches simplify the digital interface design and reduce board space in bus-controlled systems such as data acquisition systems, process controls, avionics, and ATE.

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION

TRUTH TABLE — DG428
8-Channel Single-Ended Multiplexer

A ₂	A ₁	A ₀	EN	WR	RS	On Switch
Latching						
X	X	X	X		1	Maintains previous switch condition
Reset						
X	X	X	X	X	0	None (latches cleared)
Transparent Operation						
X	X	X	0	0	1	None
0	0	0	1	0	1	1
0	0	1	1	0	1	2
0	1	0	1	0	1	3
0	1	1	1	0	1	4
1	0	0	1	0	1	5
1	0	1	1	0	1	6
1	1	0	1	0	1	7
1	1	1	1	0	1	8

TRUTH TABLE — DG429
Differential 4-Channel Multiplexer

A ₁	A ₀	EN	WR	RS	On Switch
Latching					
X	X	X		1	Maintains previous switch condition
Reset					
X	X	X	X	0	None (latches cleared)
Transparent Operation					
X	X	0	0	1	None
0	0	1	0	1	1
0	1	1	0	1	2
1	0	1	0	1	3
1	1	1	0	1	4

 Logic "0" = $V_{AL} \leq 0.8 \text{ V}$

 Logic "1" = $V_{AH} \geq 2.4 \text{ V}$

X = Don't Care

ORDERING INFORMATION — DG428

Temp Range	Package	Part Number
-40 to 85°C	18-Pin Plastic DIP	DG428DJ
	20-Pin PLCC	DG428DN

ORDERING INFORMATION — DG429

Temp Range	Package	Part Number
-40 to 85°C	18-Pin Plastic DIP	DG429DJ
	20-Pin PLCC	DG429DN
	18-Pin Widebody SOIC	DG429DW

**ABSOLUTE MAXIMUM RATINGS**

Voltage Referenced to V–

V+ 44 V

GND 25 V

Digital Inputs^a, V_S, V_D (V–) –2 V to (V+) +2 V or
30 mA, whichever occurs first

Current (Any Terminal) 30 mA

Peak Current, S or D
(Pulsed at 1 ms, 10% Duty Cycle Max) 100 mAStorage Temperature (AK Suffix) –65 to 150°C
(DJ, DN Suffix) –65 to 125°CPower Dissipation (Package)^b18-Pin Plastic DIP^c 470 mW18-Pin CerDIP^d 900 mW20-Pin PLCC^f 800 mW28-Pin Widebody SOIC^f 450 mW

Notes:

a. Signals on S_X, D_X or I_{NX} exceeding V+ or V– will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

b. All leads soldered or welded to PC board.

c. Derate 6.3 mW/°C above 75°C.

d. Derate 12 mW/°C above 75°C.

e. Derate 10 mW/°C above 75°C.

f. Derate 6 mW/°C above 75°C.

SPECIFICATIONS^a

Parameter	Symbol	Test Conditions Unless Otherwise Specified V ⁺ = 15 V, V [−] = −15 V, WR = 0, RS = 2.4 V, V _{IN} = 2.4 V, 0.8 V ^f		Temp ^b	Typ ^c	A Suffix −55 to 125°C		D Suffix −40 to 85°C		Unit
						Min ^d	Max ^d	Min ^d	Max ^d	
Analog Switch										
Analog Signal Range ^e	V _{ANALOG}			Full		−15	15	−15	15	V
Drain-Source On-Resistance	r _{DS(on)}	V _D = ±10 V, V _{AL} = 0.8 V I _S = −1 mA, V _{AH} = 2.4 V		Room Full	55		100 125		100 125	Ω
Greatest Change in r _{PS(on)} Between Channels ^g	Δr _{DS(on)}	−10 V < V _S < 10 V I _S = −1 mA		Room	5					%
Source Off Leakage Current	I _{S(off)}	V _S = ±10 V, V _D = ∓10 V V _{EN} = 0 V		Room Full	±0.03	−0.5 −50	0.5 50	−0.5 −50	0.5 50	nA
Drain Off Leakage Current	I _{D(off)}	V _D = ±10 V V _S = ∓10 V V _{EN} = 0 V	DG428	Room Full	±0.07	−1 −100	1 100	−1 −100	1 100	
			DG429	Room Full	±0.05	−1 −50	1 50	−1 −50	1 50	
Drain On Leakage Current	I _{D(on)}	V _S = V _D = ±10 V V _{EN} = 2.4 V V _{AL} = 0.8 V V _{AH} = 2.4 V	DG428	Room Full	±0.07	−1 −100	1 100	−1 −100	1 100	
			DG429	Room Full	±0.05	−1 −50	1 50	−1 −50	1 50	
Digital Control										
Logic Input Current Input Voltage High	I _{AH}	V _A = 2.4 V		Full	0.01		1		1	μA
		V _A = 15 V		Full	0.01		1		1	
Logic Input Current Input Voltage Low	I _{AL}	V _{EN} = 0 V, 2.4 V, V _A = 0 V RS = 0 V, WR = 0 V		Full	−0.01	−1		−1		
Logic Input Capacitance	C _{in}	f = 1 MHz		Room	8					pF
Dynamic Characteristics										
Transition Time	t _{TRANS}	See Figure 5		Room Full	150		250 300		250 300	ns
Break-Before-Make Interval	t _{OPEN}	See Figure 4		Full	30	10		10		
Enable and Write Turn-On Time	t _{ON(EN,WR)}	See Figures 6 and 7		Room Full	90		150 225		150 225	
Enable and Reset Turn-Off Time	t _{OFF(EN,RS)}	See Figures 6 and 8		Room Full	55		150 300		150 300	
Charge Injection	Q	V _{GEN} = 0 V, R _{GEN} = 0 Ω C _L = 1 nF, See Figure 9		Room	1					pC
Off Isolation	OIRR	V _{EN} = 0 V, R _L = 300 Ω, C _L = 15 pF V _S = 7 V _{RMS} , f = 100 kHz		Room	−75					dB
Source Off Capacitance	C _{S(off)}	V _S = 0 V, V _{EN} = 0 V, f = 1 MHz		Room	11					pF
Drain Off Capacitance	C _{D(off)}	V _D = 0 V, V _{EN} = 0 V f = 1 MHz	DG428	Room	40					
			DG429	Room	20					
Drain On Capacitance	C _{D(on)}		DG428	Room	54					
			DG429	Room	34					

**SPECIFICATIONS^a**

Parameter	Symbol	Test Conditions Unless Otherwise Specified V+ = 15 V, V– = –15 V, WR = 0, RS = 2.4 V, VIN = 2.4 V, 0.8 V ^f	Temp ^b	Typ ^c	A Suffix –55 to 125°C		D Suffix –40 to 85°C		Unit
					Min ^d	Max ^d	Min ^d	Max ^d	
Minimum Input Timing Requirements									
Write Pulse Width	tW	See Figure 2	Full		100		100		ns
AX, EN Data Set Up time	tS		Full		100		100		
AX, EN Data Hold Time	tH		Full		10		10		
Reset Pulse Width	tRS	VS = 5 V, See Figure 3	Full		100		100		
Power Supplies									
Positive Supply Current	I+	VEN = 0 V, VA = 0, RS = 5 V	Room	20		100		100	μA
Negative Supply Current	I–		Room	–0.001	–5		–5		

SPECIFICATIONS^a FOR SINGLE SUPPLY

		Test Conditions Unless Otherwise Specified				A Suffix –55 to 125°C		D Suffix –40 to 85°C		
Parameter	Symbol	$V_+ = 12\text{ V}$, $V_- = 0\text{ V}$, $\overline{WR} = 0$ $\overline{RS} = 2.4\text{ V}$, $V_{IN} = 2.4\text{ V}$, 0.8 V^f		Temp ^b	Typ ^c	Min ^d	Max ^d	Min ^d	Max ^d	Unit
Analog Switch										
Analog Signal Range ^e	V_{ANALOG}			Full		0	12	0	12	V
Drain-Source On-Resistance	$r_{DS(on)}$	$V_D = +10\text{ V}$, $V_{AL} = 0.8\text{ V}$ $I_S = -500\text{ }\mu\text{A}$, $V_{AH} = 2.4\text{ V}$		Room	80		150		150	Ω
$r_{DS(on)}$ Match ^g	$\Delta r_{DS(on)}$	$0\text{ V} < V_S < 10\text{ V}$ $I_S = -1\text{ mA}$		Room	5					%
Source Off Leakage Current	$I_{S(off)}$	$V_S = 0\text{ V}$, 10 V , $V_D = 10\text{ V}$, 0 V $V_{EN} = 0\text{ V}$		Room Full	± 0.03	–0.5 –50	0.5 50	–0.5 –50	0.5 50	nA
Drain Off Leakage Current	$I_{D(off)}$	$V_D = 0\text{ V}$, 10 V $V_S = 10\text{ V}$, 0 V $V_{EN} = 0\text{ V}$	DG428	Room Full	± 0.07	–1 –100	1 100	–1 –100	1 100	
			DG429	Room Full	± 0.05	–1 –50	1 50	–1 –50	1 50	
Drain On Leakage Current	$I_{D(on)}$	$V_S = V_D = 0\text{ V}$, 10 V $V_{EN} = 2.4\text{ V}$ $V_{AL} = 0.8\text{ V}$ $V_{AH} = 2.4\text{ V}$	DG428	Room Full	± 0.07	–1 –100	1 100	–1 –100	1 100	
			DG429	Room Full	± 0.05	–1 –50	1 50	–1 –50	1 50	
Digital Control										
Logic Input Current Input Voltage High	I_{AH}	$V_A = 2.4\text{ V}$		Full			1		1	μA
		$V_A = 12\text{ V}$		Full			1		1	
Logic Input Current Input Voltage Low	I_{AL}	$V_{EN} = 0\text{ V}$, 2.4 V , $V_A = 0\text{ V}$ $\overline{RS} = 0\text{ V}$, $\overline{WR} = 0\text{ V}$		Full		–1		–1		
Dynamic Characteristics										
Transition Time	t_{TRANS}	$S_1 = 10\text{ V}/2\text{ V}$, $S_8 = 2\text{ V}/10\text{ V}$ See Figure 5		Room Full	160		280 350		280 350	ns
Break-Before-Make Interval	t_{OPEN}	See Figure 4		Room Full	40	25 10		25 10		
Enable and Write Turn-On Time	$t_{ON(EN, WR)}$	$S_1 = 5\text{ V}$ See Figures 6 and 7		Room Full	110		300 400		300 400	
Enable and Reset Turn-Off Time	$t_{OFF(EN, RS)}$	$S_1 = 5\text{ V}$ See Figures 6 and 8		Room Full	70		300 400		300 400	
Charge Injection	Q	$V_{GEN} = 6\text{ V}$, $R_{GEN} = 0\text{ }\Omega$ $C_L = 1\text{ nF}$, See Figure 9		Room	4					pC
Off Isolation	OIRR	$V_{EN} = 0\text{ V}$, $R_L = 300\text{ }\Omega$, $C_L = 15\text{ pF}$ $V_S = 7\text{ V}_{RMS}$, $f = 100\text{ kHz}$		Room	–75					dB









SPECIFICATIONS ^a FOR SINGLE SUPPLY									
		Test Conditions Unless Otherwise Specified			A Suffix –55 to 125°C		D Suffix –40 to 85°C		
Parameter	Symbol	V ₊ = 12 V, V _– = 0 V, $\overline{WR}$ = 0 $\overline{RS}$ = 2.4 V, V _{IN} = 2.4 V, 0.8 V ^f	Temp ^b	Typ ^c	Min ^d	Max ^d	Min ^d	Max ^d	Unit
Minimum Input Timing Requirements									
Write Pulse Width	t _W	See Figure 2	Full		100		100		ns
A _X , EN Data Set Up Time	t _S		Full		100		100		
A _X , EN Data Hold Time	t _H		Full		10		10		
Reset Pulse Width	t _{RS}	V _S = 5 V, See Figure 3	Full		100		100		
Power Supplies									
Positive Supply Current	I ₊	V _{EN} = 0 V, V _A = 0, $\overline{RS}$ = 5 V	Room	20		100		100	μA

Notes:







- Refer to PROCESS OPTION FLOWCHART.
- Room = 25°C, Full = as determined by the operating temperature suffix.
- Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Guaranteed by design, not subject to production test.
- V_{IN} = input voltage to perform proper function.

g.
$$\Delta r_{DS(on)} = \left(\frac{r_{DS(on) \text{ MAX}} - r_{DS(on) \text{ MIN}}}{r_{DS(on) \text{ AVE}}} \right) \times 100\%$$

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)



TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)



SCHEMATIC DIAGRAM (TYPICAL CHANNEL)




FIGURE 1.

TIMING DIAGRAMS




FIGURE 2.




FIGURE 3.

TEST CIRCUITS





FIGURE 4. Break-Before-Make

TEST CIRCUITS




FIGURE 5. Transition Time




FIGURE 6. Enable t_{ON}/t_{OFF} Time

TEST CIRCUITS





FIGURE 7. Write Turn-On Time $t_{ON(WR)}$







FIGURE 8. Reset Turn-Off Time $t_{OFF(RS)}$



ΔV_O is the measured voltage error due to charge injection. The charge in coulombs is $Q = C_L \times \Delta V_O$

FIGURE 9. Charge Injection

DETAILED DESCRIPTION

The internal structure of the DG428/DG429 includes a 5-V logic interface with input protection circuitry followed by a latch, level shifter, decoder and finally the switch constructed with parallel n- and p-channel MOSFETs (see Figure 1).

The input protection on the logic lines A_0 , A_1 , A_2 , EN and control lines $\overline{WR}$, $\overline{RS}$ shown in Figure 1 minimizes susceptibility to ESD that may be encountered during handling and operational transients.

The logic interface is a CMOS logic input with its supply voltage from an internal +5 V reference voltage. The output of the input inverter feeds the data input of a D type latch. The level sensitive D latch continuously places the D_X input signal on the Q_X output when the $\overline{WR}$ input is low, resulting in transparent latch operation. As soon as $\overline{WR}$ returns high the latch holds the data last present on the D_n input, subject to the "Minimum Input Timing Requirements" table.

Following the latches the Q_n signals are level shifted and decoded to provide proper drive levels for the CMOS switches. This level shifting ensures full on/off switch operation for any analog signal level between the V_+ and V_- supply rails.

The EN pin is used to enable the address latches during the $\overline{WR}$ pulse. It can be hard wired to the logic supply or to V_+ if one of the channels will always be used (except during a reset) or it can be tied to address decoding circuitry for memory mapped operation. The $\overline{RS}$ pin is used as a master reset. All latches are cleared regardless of the state of any other latch or control line. The $\overline{WR}$ pin is used to transfer the state of the address control lines to their latches, except during a reset or when EN is low (see Truth Tables).

APPLICATIONS

Bus Interfacing

The DG428/DG429 minimize the amount of interface hardware between a microprocessor system bus and the analog system being controlled or measured. The internal TTL compatible latches give these multiplexers write-only memory, that is, they can be programmed to stay in a particular switch state (e.g., switch 1 on) until the microprocessor determines it is necessary to turn different switches on or turn all switches off (see Figure 10).

The input latches become transparent when $\overline{WR}$ is held low; therefore, these multiplexers operate by direct command of the coded switch state on A_2 , A_1 , A_0 . In this mode the DG428 is identical to the popular DG408. The same is true of the DG429 versus the popular DG409.

During system power-up, $\overline{RS}$ would be low, maintaining all eight switches in the off state. After $\overline{RS}$ returned high the DG428 maintains all switches in the off state.

When the system program performs a write operation to the address assigned to the DG428, the address decoder provides a $\overline{CS}$ active low signal which is gated with the WRITE ($\overline{WR}$) control signal. At this time the data on the DATA BUS (that will determine which switch to close) is stabilizing. When the $\overline{WR}$ signal returns to the high state, (positive edge) the input latches of the DG428 save the data from the DATA BUS. The coded information in the A_0 , A_1 , A_2 and EN latches is decoded and the appropriate switch is turned on.

The EN latch allows all switches to be turned off under program control. This becomes useful when two or more DG428s are cascaded to build 16-line and larger multiplexers.




FIGURE 10.Bus Interface



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.