

## DM74LS670 3-STATE 4-by-4 Register Files

#### **General Description**

These register files are organized as 4 words of 4 bits each, and separate on-chip decoding is provided for addressing the four word locations to either write-in or retrieve data. This permits writing into one location, and reading from another word location. simultaneously.

Four data inputs are available to supply the word to be stored. Location of the word is determined by the write select inputs A and B, in conjunction with a write-enable signal. Data applied at the inputs should be in its true form. That is, if a high level signal is desired from the output, a high level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only if both internal address gate inputs are high. When this condition exists, data at the D input is transferred to the latch output. When the write-enable input,  $G_{\rm W}$ , is high, the data inputs are inhibited and their levels can cause no change in the information stored in the internal latches. When the read-enable input,  $G_{\rm B}$ , is high, the data outputs are inhibited and go into the high impedance state.

The individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates are used to complete the address for reading a word. When the read address is made in conjunction with the read-enable signal, the word appears at the four outputs.

This arrangement—data entry addressing separate from data read addressing and individual sense line — eliminates recovery times, permits simultaneous reading and writing, and is limited in speed only by the write time (27 ns typical)

and the read time (24 ns typical). The register file has a non-volatile readout in that data is not lost when addressed


All inputs (except read enable and write enable) are buffered to lower the drive requirements to one normal Series 54LS/74LS load, and input clamping diodes minimize switching transients to simplify system design. High speed, double ended AND-OR-INVERT gates are employed for the read-address function and have high sink current, 3-STATE outputs. Up to 128 of these outputs may be wire-AND connected for increasing the capacity up to 512 words. Any number of these registers may be paralleled to provide n-bit word length.

#### **Features**

- Alternate Military/Aerospace device (54LS670) is available. Contact a Fairchild Semiconductor Sales Office/Distributor for specifications.
- For use as:
  - Scratch pad memory Buffer storage between processors Bit storage in fast multiplication designs
- Separate read/write addressing permits simultaneous reading and writing
- Organized as 4 words of 4 bits
- Expandable to 512 words of n-bits
- 3-STATE versions of DM54LS170/DM74LS170
- Fast access times 20 ns typ

#### **Connection Diagram**

#### Dual-In-Line Package



Order Number 54LS670DMQB, 54LS670FMQB, 54LS670LMQB, DM54LS670J, DM54LS670W, DM74LS670M or DM74LS670N See Package Number E20A, J16A, M16A, N16A or W16A

## **Function Tables**

## WRITE TABLE (Notes 1, 2, 3)

Write Inputs				W	ord	
W <sub>B</sub>	WA	Gw	0	1	2	3
L	L	L	Q = D	Qo	Qo	$Q_o$
L	Н	L	Q <sub>o</sub>	Q = D	$Q_0$	$Q_0$
Н	L	L	Q <sub>o</sub>	$Q_0$	Q = D	$Q_0$
Н	Н	L	Q <sub>o</sub>	$Q_{o}$	$Q_{o}$	Q = D
x	Х	Н	Q <sub>o</sub>	$Q_{o}$	$Q_{o}$	$Q_0$

## READ TABLE (Notes 1, 4)

Read Inputs				Out	puts	
R <sub>B</sub>	R <sub>B</sub> R <sub>A</sub> G <sub>R</sub>		Q1	Q2	Q3	Q4
L	L	L	WOB1	WOB2	WOB3	<b>W</b> OB4
L	Н	L	W1B1	<b>W</b> 1B2	W1B3	<b>W</b> 1B4
Н	L	L	W2B1	<b>W</b> 2B2	<b>W</b> 2B3	<b>W</b> 2B4
Н	Н	L	W3B1	<b>W</b> 3B2	<b>W</b> 3B3	<b>W</b> 3B4
X	Χ	Н	z	Z	Z	Z

Note 1: H = High Level, L = Low Level, X = Don't Care, Z = High Impedance (Off).

Note 2: (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.

Note 3:  $Q_0$  = The level of Q before the indicated input conditions were established.

Note 4: WOB1 = The first bit of word 0, etc.

**Absolute Maximum Ratings** (Note 5)

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature

Range DM54LS and 54LS DM74LS Storage Temperature Range

-55°C to +125°C 0°C to +70°C -65°C to +150°C

## **Recommended Operating Conditions**

Symbol	Paran	neter		DM54LS67	0		DM74LS67	0	Units
			Min	Nom	Max	Min	Nom	Max	İ
V <sub>cc</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V <sub>IH</sub>	High Level Input	Voltage	2			2			٧
V <sub>IL</sub>	Low Level Input	<b>V</b> oltage			0.7			0.8	٧
I <sub>OH</sub>	High Level Outpu	it Current			-1			-2.6	mA
loL	Low Level Outpu	t Current			12			24	mA
t <sub>w</sub>	Write Enable Pul	se <b>W</b> idth	25			25			ns
	(Note 8)								
t <sub>su</sub>	Setup Time	Data	10			10			ns
	(Notes 6, 8)	W <sub>A</sub> , W <sub>B</sub>	15			15			
t <sub>H</sub>	Hold Time	Data	15			15			ns
	(Notes 6, 8)	W <sub>A</sub> , W <sub>B</sub>	5			5			
t <sub>LATCH</sub>	Latch Time for N	ew Data	25			25			ns
	(Notes 7, 8)								
T <sub>A</sub>	Free Air Operatin	g	-55		125	0		70	°C
	Temperature								

Note 5: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 6: Times are with respect to the Write-Enable input. Write-Select time will protect the data written into the previous address. If protection of data in the previous address, tsetup (Wa, WB) can be ignored. As any address selection sustained for the final 30 ns of the Write-Enable pulse and during the (Wa, WB) will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.

Note 7: Latch time is the time allowed for the internal output of the latch to assume the state of new data. This is important only when attempting to read from a location immediately after that location has received new data.

Note 8:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

#### **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	3	Min	Typ (Note 9)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			, ,	-1.5	V
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max	D <b>M</b> 54		0.25	0.4	٧
		I <sub>OL</sub> = Max, V <sub>IH</sub> = Min	DM74		0.34	0.5	
I <sub>I</sub>	Input Current @ Max	V <sub>CC</sub> = Max	D, R or W			0.1	
	Input Voltage	$V_1 = 7V$	G <sub>w</sub>			0.2	m <b>A</b>
			G <sub>R</sub>			0.3	
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max	D, R or W			20	
		$V_1 = 2.7V$	G <sub>w</sub>			40	μ <b>A</b>
			G <sub>R</sub>			60	
IIL	Low Level Input Current	V <sub>CC</sub> = Max	D, R or W			-0.4	
		$V_1 = 0.4V$	G <sub>w</sub>			-0.8	m <b>A</b>
			G <sub>R</sub>			-1.2	

## **Electrical Characteristics** (Continued)

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
					(Note 9)		
l <sub>ozh</sub>	Off-State Output Current	$V_{CC} = Max, V_O = 2.7V$					
	with High Level Output	V <sub>IH</sub> = Min, V <sub>IL</sub> = Max				20	μ <b>A</b>
	Voltage Applied						
l <sub>ozL</sub>	Off-State Output Current	$V_{CC} = Max, V_{O} = 0.4V$					
	with Low Level Output	V <sub>IH</sub> = Min, V <sub>IL</sub> = Max				-20	μ <b>A</b>
	Voltage Applied						
los	Short Circuit	V <sub>CC</sub> = Max	D <b>M</b> 54	-20		-100	mA
	Output Current	(Note 10)	D <b>M</b> 74	-20		-100	
Icc	Supply Current	V <sub>CC</sub> = Max (Note 11)			30	50	mA

# Switching Characteristics at $V_{CC}$ = 5V and $T_A$ = 25°C


				$R_L = 667\Omega$				
Symbol	Parameter	From (Input)	C <sub>L</sub> = 45 pF		C <sub>L</sub> = 150 pF		Units	
		To (Output)	Min	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay Time	Read Select		40		50	ns	
	Low to High Level Output	to Q						
t <sub>PHL</sub>	Propagation Delay Time	Read Select		45		55	ns	
	High to Low Level Output	to Q						
t <sub>PLH</sub>	Propagation Delay Time	Write Enable		45		55	ns	
	Low to High Level Output	to Q						
t <sub>PHL</sub>	Propagation Delay Time	Write Enable		50		60	ns	
	High to Low Level Output	to Q						
t <sub>PLH</sub>	Propagation Delay Time	Data		45		55	ns	
	Low to High Level Output	to Q						
t <sub>PHL</sub>	Propagation Delay Time	Data		40		50	ns	
	High to Low Level Output	to Q						
t <sub>PZH</sub>	Output Enable Time	Read Enable		35		45	ns	
	to High Level Output	to Any Q						
t <sub>PZL</sub>	Output Enable Time	Read Enable		40		50	ns	
	to Low Level Output	to Any Q						
t <sub>PHZ</sub>	Output Disable Time from	Read Enable		50			ns	
	High Level Output (Note 12)	to Any Q						
t <sub>PLZ</sub>	Output Disable Time from	Read Enable		35			ns	
	Low Level Output (Note 12)	to Any Q						


Note 9: All typicals are at  $V_{CC}$  = 5V,  $T_A$  = 25°C.


Note 10: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 11: I<sub>CC</sub> is measured with 4.5V applied to all DATA inputs and both ENABLE inputs, all ADDRESS inputs are grounded and all outputs are open.


Note 12: C<sub>L</sub> = 5 pF.







## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Ceramic Flat Package (J) Order Number 54LS670FMQB or DM54LS670W Package Number W16A

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas

Tel: 1-888-522-5372

Fairchild Semiconductor Europe

Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179